Memory Module Circuit for Signal Isolation and Noise Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed processors and memory densities in electronic systems lead to increased power dissipation and memory access time, causing signal integrity issues and performance degradation due to impedance mismatches and signal reflections, which traditional multiplexers and demultiplexers fail to adequately address.
Innovation Solution
A memory module with a circuit comprising bi-directional ports, a switching sub-circuit, and correction circuits that reduce noise by selectively coupling ports and using programmable impedance matching, self-adjusting damper, and repeater/amplifier elements to improve signal integrity and power efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If traditional multiplexers and demultiplexers are used to isolate unused subsystems, then power dissipation is reduced and signal paths are quieted, but transmission line discontinuity regions are created causing signal reflections and integrity degradation
Solution Approach 1:
The patent introduces isolation switches as intermediary devices positioned between active and inactive subsystems. These switches act as mediators that provide clean electrical isolation without creating transmission line discontinuities, thereby preventing signal reflections while maintaining power efficiency. The isolation switches are strategically placed at connection points to block noise and reflections from inactive subsystems without disrupting the impedance continuity of active signal paths.
Solution Approach 2:
The patent employs programmable impedance matching circuits that dynamically adjust impedance parameters to maintain continuity across isolation boundaries. By changing the impedance state of isolation elements based on system conditions, the patent eliminates reflection-causing discontinuities while preserving the ability to isolate inactive subsystems for power savings.
2Speed
If higher speed processors and memory densities are implemented, then system performance is improved, but power dissipation and memory access time increase causing performance degradation
Solution Approach 1:
The patent divides the memory system into independently controllable segments or ranks, each with its own isolation switch. This segmentation allows the system to activate only the specific memory segments currently in use, isolating inactive segments to minimize their power consumption and noise generation, thereby supporting higher overall system density without proportional power increases.
Solution Approach 2:
The patent implements dynamic, periodic activation and isolation of memory ranks based on access patterns. By periodically switching isolation states according to which memory ranks are actively being accessed, the system maintains high performance during active operations while minimizing power dissipation during idle periods for each segment.
3Loss of energy
If device select signals are used to disable memory devices, then unused subsystems are isolated, but timing delays are introduced on device select, address, and control paths
Solution Approach 1:
The patent positions isolation switches strategically in the signal path so that isolation can be established before data signals are transmitted. By pre-configuring the isolation state based on device select signals, the system ensures that inactive subsystems are already isolated when address and control signals are asserted, eliminating timing delays that would otherwise be required to propagate isolation commands through the system.
Data Source
AI summary
Certain embodiments described herein include a memory module having a printed circuit board including at least one connector configured to be operatively coupled to a memory controller of a computer system. The memory module further includes a plurality of memory devices on the printed circuit board and a circuit including a first set of ports operatively coupled to at least one memory device. The circuit further includes a second set of ports operatively coupled to the at least one connector. The circuit includes a switching circuit configured to selectively operatively couple one or more ports of the second set of ports to one or more ports of the first set of ports. Each port of the first set and the second set comprises a correction circuit which reduces noise in one or more signals transmitted between the first set of ports and the second set of ports.