Memory Processing MUX for Continuous MAC Utilization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing processing units (PUs) in memory devices are underutilized due to read latency, leading to inefficiencies as Multiply-Accumulate (MAC) units remain inactive for portions of the read time, necessitating a more effective utilization of these units.

Innovation Solution

Implementing a multiplexor (MUX) in the processing unit to continuously provide data to MAC units during the read latency, allowing for fewer MAC units to be utilized while maintaining throughput.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If MAC units are used to process data in memory devices, then data processing capability is improved, but the units remain inactive during read latency periods causing underutilization

Engineering Contradiction:
Improvedata processing capabilityVSAvoidread latency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The multiplexor provides data to MAC units in advance during the read latency period, allowing MAC units to be continuously utilized. Data is prepared and made available before the actual processing needs to occur, eliminating idle time for the MAC units.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The multiplexor enables continuous data supply to MAC units by switching between different data sources or buffers during read latency periods. This ensures that MAC units remain active and processing data without interruption, converting previously wasted time into productive processing time.

Inventive Principle:
Principle #20Continuity of useful action

2Productivity

If more MAC units are provided to maintain throughput during underutilization, then data processing throughput is maintained, but device complexity and cost increase

Engineering Contradiction:
Improvedata processing throughputVSAvoidnumber of MAC units
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The multiplexor acts as an intermediary component that manages data flow to MAC units. It buffers and switches data sources, allowing fewer MAC units to handle the same throughput by coordinating their activity during read latency periods, thereby reducing the total number of MAC units needed.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Use of energy by moving object

If MAC units are kept inactive during read latency, then power consumption is reduced, but overall system efficiency decreases due to underutilization

Engineering Contradiction:
Improvepower consumptionVSAvoidsystem efficiency
Core Design Contradiction:
Use of energy by moving objectVSProductivity

Solution Approach 1:

The system dynamically manages MAC unit activity through the multiplexor, which continuously supplies data during read latency periods. This allows MAC units to maintain active state and process data continuously, improving system efficiency without proportionally increasing power consumption since the same hardware resources are utilized more effectively.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20260023528A1Multiplexor for a processing unit of memory
Publication Date: 2026.01.22 MICRON TECHNOLOGY INC
  • US20260023528A1 patent drawing
  • US20260023528A1 patent drawing
  • US20260023528A1 patent drawing

AI summary

A multiplexor (MUX) for a processing unit of memory is described herein. The MUX and a plurality of multiply-accumulate (MAC) units coupled to the MUX can receive a plurality of data values. The MUX can provide a first half of the plurality of data values to the plurality of MAC units during a first half of a duration of time and can provide a second half of the plurality of data values to the plurality of MAC units during a second half of the duration of time. The plurality of MAC units can perform a first plurality of multiplication operations utilizing the first half of the plurality of data values and can perform a second plurality of multiplication operations utilizing the second half of the plurality of data values.