Semiconductor Memory Data Output Circuit Staggered Timing Noise Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor memory data output circuits experience deterioration in data transmission characteristics due to coupling noise generated by the coupling capacitance between global lines, which hinders the reduction of global line distance and affects data transmission speed.
Innovation Solution
A data output circuit for semiconductor memory that includes a sense amplifier block and a pipe latch block, both configured to operate at different timings in response to control signals generated using an address signal, to stagger the data transmission and latching processes across global lines, thereby reducing coupling noise.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If the distance between global lines is reduced, then the area occupied by global lines is reduced, but coupling noise increases due to coupling capacitance between adjacent global lines
Solution Approach 1:
The patent divides the data transmission process into multiple segments by introducing different timing delays for different data groups. The sense amplifier block outputs first and second data groups at different timings, and the pipe latch block latches them at different timings, effectively segmenting the simultaneous data transmission into sequential operations. This segmentation reduces the coupling noise between global lines while maintaining compact layout.
2Speed
If data is transmitted simultaneously across all global lines, then data transmission speed is high, but coupling noise deteriorates data transmission characteristics
Solution Approach 1:
The patent implements periodic action by transmitting different data groups at different time periods. The sense amplifier block outputs data groups in a periodic sequence with different timing, and the pipe latch block latches them in corresponding periodic cycles. This periodic transmission approach maintains high data throughput while reducing coupling noise interference through temporal separation.
3Area of stationary object
If the distance between global lines is reduced, then the peripheral circuit area is minimized, but the coupling capacitance between global lines increases causing noise
Solution Approach 1:
The patent changes the timing parameter of data transmission and latching operations. By introducing different timing delays for different data groups through control signals, the patent transforms the simultaneous operation into sequential operations. This parameter change (timing differentiation) reduces the coupling capacitance effect while allowing compact global line placement.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively reduces coupling noise and improves data transmission characteristics by differentiating the timing of data transmission across global lines, minimizing the impact of coupling capacitance and enhancing the overall efficiency of the semiconductor memory circuit.
Implementation Method 1
a coupling phenomenon, among other factors, hinders the reduction of the distance between the global lines
Data Source
AI summary
Various embodiments of a data output circuit of a semiconductor memory and related method are disclosed. In one exemplary embodiment, a data output circuit may include a plurality of global lines, a sense amplifier block configured to output a plurality of data to the plurality of global lines at different timings, a pipe latch block configured to latch the plurality of data transmitted through the plurality of global lines at different timings, and a control unit configured to control output timings of the plurality of data from the sense amplifier block and latch timings of the pipe latch block using an address signal.