Memory Overwrite Without Erase via Demarcation Configuration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in efficiently overwriting data without performing erase operations, leading to increased power consumption, memory cell degradation, and reduced endurance due to the need for frequent erase cycles.
Innovation Solution
A memory system configuration that omits the erase operation by using a 'reuse without erase' approach, where write operations are performed with different demarcation configurations to overwrite memory cells, allowing for multiple overwrites without erasing, thereby reducing power consumption and memory degradation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If erase operations are performed before overwriting memory cells, then data can be reliably stored, but power consumption increases and memory cell degradation accelerates
Solution Approach 1:
The patent changes the operational parameters of the memory system by introducing multiple demarcation configurations (first, second, third demarcations) that allow writing data directly over existing data without requiring erase operations. This parameter change enables the system to operate in an overwrite mode that bypasses the traditional erase-before-write sequence, thereby reducing power consumption while maintaining data reliability through controlled demarcation transitions.
2Reliability
If erase operations are performed before overwriting memory cells, then data can be reliably stored, but memory cell degradation increases and endurance decreases
Solution Approach 1:
The patent modifies the operational parameters by implementing multiple demarcation configurations that enable direct overwrite operations. By transitioning between different demarcation states (first demarcation to second demarcation to third demarcation) without erasing the memory cells, the system maintains data reliability while significantly reducing the degradation caused by frequent erase cycles, thereby extending memory cell operational life and endurance.
3Use of energy by moving object
If multiple overwrites are performed without erase operations, then power consumption is reduced and memory degradation decreases, but data reliability may be compromised
Solution Approach 1:
The patent implements a dynamic system with multiple demarcation configurations that can transition between different operational states. The system dynamically moves from a first demarcation configuration to a second demarcation configuration and then to a third demarcation configuration, allowing multiple overwrites without erase operations while maintaining data reliability through controlled transitions between demarcation states, thus resolving the contradiction between energy efficiency and data reliability.
4Reliability
If traditional erase-before-write operations are used, then data can be reliably stored, but array availability decreases and spare memory cells are needed for management
Solution Approach 1:
The patent changes the operational parameters by implementing multiple demarcation configurations that enable direct overwrite operations, eliminating the need for erase cycles. This allows the memory array to remain continuously available for write operations without being taken offline for erasure, thereby improving array availability and reducing the need for spare memory cells allocated for management operations while maintaining data reliability.
Data Source
AI summary
Methods, systems, and devices for overwriting at a memory system are described. A memory system may be configured to overwrite portions of a memory array with new data, which may be associated with omitting an erase operation. For example, write operations may be performed in accordance with a first demarcation configuration to store information at a portion of a memory array. A portion of a memory system may then determine to overwrite the portion of the memory array with different or updated information, which may include performing write operations in accordance with a second demarcation configuration. The second demarcation configuration may be associated with different cell characteristics for a one or more logic states, such as different distributions of stored charge or other cell property, different demarcation characteristics, different write operations, among other differences, which may support performing an overwrite operation without first performing an erase operation.