Nonvolatile Memory Page Buffer Reprogramming

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional nonvolatile memory systems require multiple data load operations during reprogram operations, which can slow down programming speed and increase power consumption, especially when dealing with multi-level memory cells.

Innovation Solution

The proposed method involves loading program data into primary latches, performing a coarse program step, transferring the data to spare latches, and then using the stored data for a fine program step without re-loading, thereby reducing the number of data transfers between the memory controller and nonvolatile memory device.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If multiple data load operations are performed during reprogram operations, then programming precision can be improved through coarse and fine program steps, but programming speed deteriorates and power consumption increases

Engineering Contradiction:
Improveprogramming precisionVSAvoidprogramming speed
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent applies preliminary action by performing the coarse program step first to establish a preliminary threshold voltage distribution, then using the fine program step to refine it. The data is pre-loaded into latches and retained for both program steps, eliminating the need to reload data between coarse and fine programming, thus improving speed while maintaining precision

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements continuity of useful action by keeping the program data in latches continuously available for both coarse and fine program steps without interruption or reloading. This continuous availability of data allows the programming operation to proceed without breaks, improving overall programming speed while maintaining the two-step precision approach

Inventive Principle:
Principle #20Continuity of useful action

2Manufacturing precision

If multiple data load operations are performed during reprogram operations, then programming precision can be improved through coarse and fine program steps, but power consumption increases

Engineering Contradiction:
Improveprogramming precisionVSAvoidpower consumption
Core Design Contradiction:
Manufacturing precisionVSUse of energy by moving object

Solution Approach 1:

The patent applies preliminary action by loading the data once into latches before the coarse program step and retaining it for the fine program step. This preliminary loading eliminates subsequent reload operations, reducing the number of active data transfer cycles and thereby reducing power consumption while maintaining the precision benefits of both program steps

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements continuity of useful action by maintaining the data in latches throughout both program steps without interruption. This continuous retention of data in the latches avoids the energy-intensive data reload operations between coarse and fine programming, reducing overall power consumption while preserving programming precision

Inventive Principle:
Principle #20Continuity of useful action

3Adaptability or versatility

If data is transferred from primary latches to spare latches between coarse and fine program steps, then data management flexibility is improved, but device complexity increases

Engineering Contradiction:
Improvedata management flexibilityVSAvoidlatch structure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the latch structure into primary latches for data loading and spare latches for data retention during reprogram operations. This segmentation allows flexible data management where data can be selectively transferred between latch types, providing adaptability while organizing the complexity into manageable functional units

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements universality by designing the latch structure to serve multiple functions: primary latches handle data loading and initial programming, while spare latches provide data retention for reprogram operations. The same latch infrastructure supports both normal programming and reprogram operations, reducing overall device complexity through multi-functional design

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9466390B2Nonvolatile memory system and programming method including a reprogram operation using a page buffer to reduce data load operations
Publication Date: 2016.10.11 SAMSUNG ELECTRONICS CO LTD
  • US9466390B2 patent drawing
  • US9466390B2 patent drawing
  • US9466390B2 patent drawing

AI summary

A program method for a nonvolatile memory system including a reprogram operation that does not require a reload of first program data to page buffers of a constituent nonvolatile memory device between execution of a first coarse program step and execution of a first fine program step being performed after the execution of an intervening second coarse program step.