Memory Device Automatic Power Control via Signal Level Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory devices, such as SD memory cards, face challenges in data transmission rates as storage capacity increases, with existing solutions introducing additional problems through interface changes, necessitating a novel method for automatic power control during initialization to maintain efficient operation without side effects.

Innovation Solution

A method and apparatus for automatic power control in memory devices, involving signal level detection of a reference clock request signal to determine voltage levels and regulate power, using a selective regulation circuit to generate a secondary power voltage based on main power voltage, thereby ensuring correct voltage levels for IO cells without additional bonding or IO pads.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If interface changes are implemented to increase data transmission rate, then data transmission rate is improved, but device complexity increases

Engineering Contradiction:
Improvedata transmission rateVSAvoiddevice complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The transmission interface circuit is designed to support multiple interface standards (SD interface with 6-bit data transmission and alternative interfaces) within a single device structure. The circuit can automatically adapt to different interface types and voltage levels without requiring separate dedicated circuits for each interface standard, thereby achieving high data transmission rates while avoiding the complexity increase that would result from implementing multiple separate interface circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If additional bonding pads or IO pads are added to support multiple voltage levels, then adaptability is improved, but device complexity increases

Engineering Contradiction:
Improvevoltage level adaptabilityVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The transmission interface circuit incorporates an automatic detection and selection mechanism that autonomously identifies the voltage level of incoming signals and configures its own operating parameters without external intervention. The circuit includes detection circuits that monitor signal characteristics and automatically adjust their operation mode, eliminating the need for additional control pads or bonding pins that would otherwise be required to manage multiple voltage level configurations.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The circuit dynamically changes its operating parameters (voltage levels, signal detection thresholds, power consumption modes) based on the detected signal characteristics. By automatically adjusting these parameters rather than providing fixed hardware options for each voltage level, the circuit achieves adaptability to different voltage standards without requiring additional physical interface elements.

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If signal level detection and selective power control are implemented, then power management precision is improved, but device complexity increases

Engineering Contradiction:
Improvesignal level detection precisionVSAvoiddevice complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The signal level detection function and the power control function are merged into a single integrated transmission interface circuit block. The detection circuits, comparison logic, and power switching elements are combined in one unit, allowing the circuit to simultaneously perform signal characterization and appropriate power provisioning without requiring separate dedicated circuits for each function. This integration achieves precise signal level detection and corresponding power control while minimizing the increase in overall device complexity.

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach ensures proper memory device operation across various situations, providing multiple control schemes for automatic power management during initialization, preventing unnecessary design additions and maintaining efficient data transmission.

Implementation Method 1

performing a voltage division operation on a voltage of the reference clock request signal to convert the voltage into a divided voltage

Methodology Applied
Scientific EffectVoltage division: Electrical Resistance

Implementation Method 2

comparing the divided voltage with a predetermined reference voltage level to generate a comparison result

Methodology Applied
Scientific EffectElectrical comparison: Electrical Resistance

Implementation Method 3

performing selective power control to generate a secondary power voltage according to a main power voltage, wherein the selective power control makes the secondary power voltage be either equal to the main power voltage or a regulated voltage of the main power voltage

Methodology Applied
Scientific EffectPower regulation: Electrical Resistance

Data Source

PatentUS11158390B2Method and apparatus for performing automatic power control in a memory device with aid of associated detection during initialization phase
Publication Date: 2021.10.26 SILICON MOTION INC
  • US11158390B2 patent drawing
  • US11158390B2 patent drawing
  • US11158390B2 patent drawing

AI summary

A method and apparatus for performing automatic power control in a memory device are provided. The method includes: during an initialization phase of the memory device, performing signal level detection on a reference clock request signal to determine whether the reference clock request signal is at a first predetermined voltage level or a second predetermined voltage level, for performing the automatic power control for the memory device, wherein the reference clock request signal is received through an IO pad; and according to a logic value carried by an input signal of a selective regulation circuit (SRC), performing selective power control to generate a secondary power voltage according to a main power voltage, wherein the selective power control makes the secondary power voltage be either equal to the main power voltage or a regulated voltage of the main power voltage in response to the logic value carried by the input signal.