Memory Bank Prefetch Using Dual Sense Amplifier Strips
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices are limited in their ability to provide data to multiple processing units due to the size of the prefetch being insufficient, as they typically use a single data sense amplifier unit, restricting the capability to serve multiple processing units.
Innovation Solution
Implementing multiple data sense amplifier units within the memory device, allowing subarrays to provide data to separate sense amplifier strips, which in turn can serve multiple processing units, thereby increasing the prefetch capacity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a single data sense amplifier unit is used, then the device complexity is reduced, but the prefetch capacity and ability to serve multiple processing units is insufficient
Solution Approach 1:
The memory bank is divided into multiple subarrays (first subarray, second subarray, etc.), each connected to separate sense amplifier strips. This segmentation allows each subarray to independently provide data to different processing units, thereby increasing the prefetch capacity and ability to serve multiple PUs simultaneously without requiring a complete redesign of the entire memory architecture.
Solution Approach 2:
The multiple data sense amplifier units are designed with universal functionality to handle data from different subarrays and route it to different processing units. Each sense amplifier strip can serve multiple PUs, and the system can dynamically allocate resources to meet varying computational demands, achieving multi-functionality without proportionally increasing complexity.
2Productivity
If multiple data sense amplifier units are implemented, then the prefetch capacity increases, but the device complexity increases
Solution Approach 1:
The memory bank is divided into multiple subarrays (first subarray, second subarray, etc.), each connected to separate sense amplifier strips. This segmentation allows each subarray to independently provide data to different processing units, thereby increasing the prefetch capacity and ability to serve multiple PUs simultaneously without requiring a complete redesign of the entire memory architecture.
Solution Approach 2:
The patent extends the memory architecture from a single-dimensional data path to a multi-dimensional structure by adding multiple sense amplifier strips and data lines. This dimensional expansion enables parallel data flow paths, allowing the system to achieve higher prefetch capacity by utilizing spatial parallelism rather than simply increasing the capacity of a single data path.
3Productivity
If subarrays provide data to separate sense amplifier strips, then concurrent data processing by multiple PUs is enabled, but the manufacturing complexity increases
Solution Approach 1:
The memory bank is divided into multiple subarrays (first subarray, second subarray, etc.), each connected to separate sense amplifier strips. This segmentation allows each subarray to independently provide data to different processing units, thereby increasing the prefetch capacity and ability to serve multiple PUs simultaneously without requiring a complete redesign of the entire memory architecture.
Solution Approach 2:
The patent combines multiple subarrays under a single bank controller and integrates them into a unified memory structure. This merging approach allows the system to achieve concurrent data processing capabilities while maintaining a level of manufacturing simplicity, as the overall structure still follows standard memory organization principles and can be fabricated using conventional semiconductor manufacturing processes.
Data Source
AI summary
Double bank prefetch is described herein. A first sense amplifier strip couped to the array of memory cells and the column decoder can receive first data from the array of memory cells and provide the first data to a first processing unit (PU) of the apparatus using the address. The second sense amplifier strip coupled to the array and the column decoder can receive second data from the array of memory cells and provide the second data to a second PU of the apparatus using the address.