Memory Queued Task Execution via Single Command

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data transfer methods between a host and memory require numerous control signals, leading to inefficient power consumption and signal line usage, especially when continuously providing ready status information for queued memory access requests.

Innovation Solution

A system where the host provides a single execution command to the memory to execute multiple queued memory access requests, reducing the need for continuous status updates and optimizing the use of control signals, with a queue status register maintaining readiness indications for each request.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If continuous ready status information is provided from memory to host, then the host can execute memory access requests efficiently, but power consumption and signal line usage increase

Engineering Contradiction:
Improvedata transfer efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent implements periodic status updates by having the memory device send ready status information to the host only when the execution command is completed or when status changes occur, rather than continuous updates. This periodic transmission maintains data transfer efficiency while significantly reducing power consumption and signal line usage during idle periods

Inventive Principle:
Principle #19Periodic action

2Reliability

If multiple control signals are provided from host to memory, then memory operations can be precisely controlled, but the interface complexity increases

Engineering Contradiction:
Improvecontrol precisionVSAvoidinterface complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple control signals into a single execution command that contains multiple command codes. The host sends one execution command with embedded command codes for multiple memory operations, reducing the number of separate control signals and interface complexity while maintaining precise control through the coded instructions

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If multiple memory access requests are queued, then data transfer throughput increases, but the number of execution commands and signal transmissions increases

Engineering Contradiction:
Improvedata transfer throughputVSAvoidnumber of commands
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The patent combines multiple memory access requests into a single execution command by embedding multiple command codes within one command structure. The memory device queues and executes these multiple operations based on the embedded command codes, increasing throughput while reducing the quantity of separate command transmissions

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11023167B2Methods and apparatuses for executing a plurality of queued tasks in a memory
Publication Date: 2021.06.01 MICRON TECHNOLOGY INC
  • US11023167B2 patent drawing
  • US11023167B2 patent drawing
  • US11023167B2 patent drawing

AI summary

Methods and apparatuses are disclosed for executing a plurality of queued tasks in a memory. One example apparatus includes a memory configured to be coupled to a host. The memory is also configured to receive a plurality of memory access requests, a status request, and an execution command from the host, and to execute one or more of the plurality of memory access requests responsive to the execution command from the host. The execution command includes a plurality of respective indications that correspond to each respective memory access request of the plurality of memory access requests and that indicate whether the host is requesting the memory to execute each respective memory access request.