Memory Rank Power-Down Control for Interleaving Power Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems with multiple ranks face challenges in power consumption and operational delays due to rank interleaving, which affect high-speed performance in mobile electronic devices.
Innovation Solution
A memory controller is employed to manage power states of memory ranks by causing one rank to enter an idle power down (IPD) or active power down (APD) state based on data toggle times and page access patterns, minimizing power consumption and reducing operational delays.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If rank interleaving operations are reduced to lower power consumption, then power consumption is reduced, but memory access speed may be degraded
Solution Approach 1:
The patent dynamically adjusts the power state of non-target ranks based on real-time access patterns and data toggle times. The memory controller monitors whether data toggle time exceeds a threshold and transitions ranks between active and power-down states accordingly, optimizing the balance between power consumption and access speed
Solution Approach 2:
The patent changes the power state parameter of memory ranks from active to power-down state based on monitored access patterns. By changing the power state parameter dynamically rather than maintaining a fixed state, the system achieves lower power consumption without permanently degrading access speed
2Use of energy by stationary object
If non-target rank enters IPD or APD state to reduce power consumption, then power consumption is reduced, but operational delays increase
Solution Approach 1:
The memory controller performs preliminary monitoring of data toggle times and access patterns before transitioning a rank to power-down state. By predicting future access needs based on observed patterns, the controller avoids unnecessary state transitions that would cause delays, and prepares for efficient power management
Solution Approach 2:
The system implements feedback by continuously monitoring data toggle times and access patterns, then using this information to dynamically adjust power states. The controller measures actual access behavior and adjusts power management decisions based on this feedback, optimizing the trade-off between power savings and access delays
3Use of energy by stationary object
If data toggle time is extended to allow rank power down, then power consumption is reduced, but memory access performance deteriorates
Solution Approach 1:
The patent makes the data toggle time dynamic rather than fixed. The system adjusts the effective data toggle time based on the power state of the target rank and the access patterns of non-target ranks, allowing flexible optimization between power consumption and throughput
Solution Approach 2:
The patent applies different quality characteristics to different memory ranks based on their usage patterns. Target ranks maintain high-performance characteristics while non-target ranks operate in low-power mode, creating local quality differences that optimize overall system performance and power consumption
Data Source
AI summary
Provided are electronic devices and methods for power reduction in systems with multiple memory ranks. The electronic device includes a memory system including first and second memory ranks and a memory controller connected to the memory system and configured to control power of the memory system. The memory controller being configured to cause the first memory rank to enter an idle power down (IPD) state during memory access in which a data toggle time without a data bubble is equal to or greater than an IPD minimum gain duration in another bank access for the second memory rank.