Memory Read Error Compensation via Time-Domain State Analysis

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory technologies face challenges in accurately differentiating between high-impedance and low-impedance states due to small reading windows, which are further complicated by aging and temperature effects, leading to read errors.

Innovation Solution

A method and system for compensating read errors by determining states in the time domain, using a k-from-n code to identify valid assignments and processing states through error processing stages, ensuring accurate code word determination even in the presence of errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If states are determined in the time domain with a small reading window, then reading speed is improved, but read errors increase due to difficulty in differentiating between high-impedance and low-impedance states

Engineering Contradiction:
Improvereading speedVSAvoidread accuracy
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent transforms the measurement parameter from impedance domain to time domain. By measuring the time at which states reach threshold values rather than measuring impedance directly, the system achieves both fast reading speed and high accuracy. The time domain measurement naturally separates overlapping states that would be indistinguishable in the impedance domain, eliminating the need for large reading windows while maintaining read accuracy.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If multiple states coincide within a temporal reading window, then reading efficiency is improved, but error detection becomes more difficult

Engineering Contradiction:
Improvereading efficiencyVSAvoiderror detection difficulty
Core Design Contradiction:
ProductivityVSDifficulty of detecting and measuring

Solution Approach 1:

The patent segments the reading process into discrete time points corresponding to when each state reaches its threshold value. By assigning unique time stamps to each state transition, the system can process multiple coinciding states simultaneously while maintaining the ability to individually identify and verify each state's validity through error processing stages.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements error processing stages that provide feedback on the validity of detected states. When multiple states are detected within a reading window, the error processing verifies whether they form a valid code word, and if not, it identifies which states are likely erroneous and corrects them, thereby maintaining high reading efficiency while ensuring accuracy.

Inventive Principle:
Principle #23Feedback

3Duration of action of stationary object

If temperature and aging effects are present, then memory operation continuity is maintained, but differentiation between states deteriorates

Engineering Contradiction:
Improvememory operation continuityVSAvoidstate differentiation precision
Core Design Contradiction:
Duration of action of stationary objectVSMeasurement precision

Solution Approach 1:

The patent transitions from measuring states in the impedance dimension to measuring them in the time dimension. This dimensional change makes the measurement independent of temperature and aging effects that primarily affect impedance characteristics. The time at which a state reaches its threshold value remains relatively stable despite environmental variations, thereby maintaining measurement precision over the memory's operational lifetime.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS11157352B2Compensation of read errors
Publication Date: 2021.10.26 INFINEON TECHNOLOGIES AG
  • US11157352B2 patent drawing
  • US11157352B2 patent drawing
  • US11157352B2 patent drawing

AI summary

A method for compensating for a read error is disclosed, wherein each of n states are read from memory cells of a memory, the states being determined in a time domain. If the n states do not form a code word of a k-from-n code, a plurality of states from the n states, which were determined within a reading window, are provided with a first valid assignment and fed to an error processing stage. If the error processing does not indicate an error, the n states are further processed with the first valid assignment, and if the error processing indicates an error, the plurality of states that were determined within the reading window are provided with a second valid assignment and the n states are further processed with the second valid assignment. Accordingly, a device, a system and a computer program product are also disclosed.