Memory Read Parameter Correction Using Redundant OTP Copies
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face low accuracy and reliability in data reading due to process voltage temperature (PVT) variations during power-on reset, particularly in one-time programmable (OTP) memory devices, leading to inaccuracies in read parameters.
Innovation Solution
A memory device with a peripheral circuit that employs a multiple modular redundancy sub-circuit to correct a plurality of correction parameter copies, determining an accurate correction parameter through voting, which adjusts the default read parameter for improved accuracy in reading the memory array.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a single correction parameter is stored and read from the memory array, then the storage space is minimized, but the reading accuracy and reliability deteriorate due to PVT variations
Solution Approach 1:
The patent stores multiple copies of the correction parameter in the memory array instead of a single parameter. Each copy is stored at a different location and can be independently read. This redundancy ensures that even if some copies are affected by PVT variations, other copies can provide accurate correction values, thereby improving reading accuracy and reliability.
Solution Approach 2:
The correction parameter storage is segmented into multiple independent copies distributed across different memory locations. Each copy can be read and corrected independently, allowing the system to select valid copies for correction while discarding corrupted ones, thus enhancing the overall reliability of the correction process.
2Measurement precision
If multiple correction parameter copies are stored and read, then the reading accuracy is improved through voting mechanism, but the storage space and circuit complexity increase
Solution Approach 1:
Multiple copies of the correction parameter are stored in the memory array, and the peripheral circuit reads these copies to perform voting. This approach improves measurement precision by selecting the correct value through majority voting, while the complexity is managed by implementing the voting logic in the existing peripheral circuit without requiring additional external components.
Solution Approach 2:
The peripheral circuit performs the voting operation autonomously using the multiple copies read from the memory array. The circuit itself generates the corrected correction parameter by comparing and voting among the copies, eliminating the need for external correction circuits or additional processing stages, thus balancing accuracy improvement with circuit complexity.
3Reliability
If default read parameters are used without correction, then the reading process is simple and fast, but the accuracy deteriorates due to PVT variations
Solution Approach 1:
Multiple copies of the correction parameter are pre-stored in the memory array during manufacturing or initialization. When the system operates, these pre-stored copies are immediately available for reading and voting, eliminating the need for real-time correction calculations. This preliminary preparation ensures high reading accuracy without significant time penalty during normal operation.
Solution Approach 2:
The correction parameter is copied multiple times and stored in the memory array in advance. During operation, the system reads these pre-prepared copies and performs voting to determine the correct correction value. This approach maintains reading speed by using pre-stored data while improving accuracy through the voting mechanism, minimizing the time loss associated with correction.
Data Source
AI summary
The present application discloses a memory device, an operation method of a memory device, a memory system. The memory device includes a memory array and a peripheral circuit. The peripheral circuit is configured to: use a first read parameter to read a plurality of correction parameter copies of a correction parameter from the memory array in response to receiving a power-on signal, wherein the plurality of correction parameter copies are copies stored with respect to the correction parameter; and correct the plurality of correction parameter copies to output the correction parameter, wherein the correction parameter is for adjusting the first read parameter to obtain a second read parameter when reading the memory array. The plurality of parameter copies obtained by reading are corrected by a multiple modular redundancy circuit such that an accurate correction parameter with a small error probability is determined.