Non-volatile Memory Read Voltage Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional flash memory devices face inferior performance and reduced reliability due to improper control of voltages applied during read operations, leading to inefficient sensing of information stored in memory cells.

Innovation Solution

Applying distinct voltage values to the control gates of memory cells during read operations, with specific voltage differences to ensure uniform effective voltage across all cells, thereby enhancing the efficiency of transistor activation and current sensing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional voltage control methods are used during read operations, then the read operation can be performed, but the sensing efficiency is reduced and reliability is inferior

Engineering Contradiction:
Improveread operation reliabilityVSAvoidsensing efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies different voltage values to different groups of memory cells during read operations. Specifically, a first voltage value is applied to a first group of control gates, a second voltage value to a second group, and a third voltage value to a third group. This local differentiation ensures that each group of memory cells is sensed with optimal voltage conditions, improving both reliability and sensing efficiency by addressing the unique electrical characteristics of each cell group.

Inventive Principle:
Principle #3Local quality

2Reliability

If uniform voltage is applied to all memory cells during read operations, then the device operation is simplified, but transistor activation consistency deteriorates

Engineering Contradiction:
Improvetransistor activation consistencyVSAvoidvoltage control complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the memory cells into multiple groups (first group, second group, third group) and applies distinct voltage values to each group's control gates during read operations. This segmentation allows for optimized transistor activation in each group while maintaining manageable voltage control through systematic voltage application sequences, thereby improving activation consistency without excessive complexity.

Inventive Principle:
Principle #1Segmentation

3Productivity

If multiple programming and erase operations are performed, then information storage capacity is improved, but voltage control errors accumulate reducing reliability

Engineering Contradiction:
Improveinformation storage capacityVSAvoiddevice reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary voltage conditioning during read operations by systematically applying different voltage values to different control gate groups before sensing. This preliminary voltage control ensures that each memory cell is properly activated and sensed, preventing voltage control errors from accumulating across multiple programming and erase operations, thereby maintaining reliability while supporting high storage capacity.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8767472B2Non-volatile memory apparatus and methods
Publication Date: 2014.07.01 MICRON TECHNOLOGY INC
  • US8767472B2 patent drawing
  • US8767472B2 patent drawing
  • US8767472B2 patent drawing

AI summary

Some embodiments include apparatus and methods having memory cells coupled in series and a module to cause an application of voltages with at least three different values to gates of the memory cells during an operation to retrieve information stored in at least one of the memory cells. Additional apparatus and methods are described.