Memory Receiver Verification Using Simulated ISI Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The time-domain response of memory channels experiences interference such as Inter-Symbol Interference (ISI), crosstalk, and reflection, leading to errors in data input/output, which existing methods struggle to effectively test and mitigate.
Innovation Solution
A data input verification method and structure that generates a test input signal with simulated inter-symbol interference to test receiver performance, using decision feedback equalizers to compensate for amplitude errors, ensuring compliance with JEDEC standards.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional data input testing methods are used, then testing simplicity is maintained, but testing accuracy deteriorates due to inability to account for time-domain response errors
Solution Approach 1:
The patent pre-calculates and stores amplitude correction values in a lookup table before actual data input testing. These correction values are derived from simulated time-domain response characteristics, allowing the testing system to quickly apply corrections without complex real-time calculations, thus improving accuracy while maintaining simplicity
Solution Approach 2:
The patent introduces an amplitude correction mechanism as an intermediary between the test signal generation and the actual data input testing. This intermediary layer compensates for time-domain response errors by adjusting signal amplitudes based on pre-calculated values, effectively decoupling the complexity of error correction from the main testing流程
2Manufacturing precision
If comprehensive error mitigation is implemented, then data accuracy is improved, but processing time increases
Solution Approach 1:
The patent performs amplitude correction calculations in advance and stores results in lookup tables. During actual data input testing, the system simply retrieves pre-computed correction values rather than performing complex real-time calculations, significantly reducing processing time while maintaining data accuracy
Solution Approach 2:
The patent applies selective amplitude correction only to the extent necessary for compensating time-domain response errors, rather than implementing comprehensive error mitigation for all possible error sources. This targeted approach achieves sufficient data accuracy without unnecessary processing overhead
Data Source
Figure 1~3
Figure 4~5
Figure 6~7
AI summary
A data input verification method and a data input verification structure are provided in the present disclosure. The data input verification method includes: generating a randomly combined input character string; generating a test input signal inputted to a receiver of a memory based on the input character string and a simulated inter-symbol interference value, where the simulated inter-symbol interference value is an estimated value of inter-symbol interference transmitted from an output end of a memory controller to the receiver; inputting the test input signal into the receiver and obtaining an output signal of the receiver; determining whether a string represented by the output signal is equal to the input string and generating an eye diagram of the output signal.