Memory Refresh Read-Modify-Write for Error Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As data transmission speeds increase in semiconductor devices, the probability of errors during data processing rises, necessitating additional methods to ensure data reliability, such as error check codes, but existing systems lack efficient mechanisms to correct errors during auto-refresh and self-refresh operations without additional commands.

Innovation Solution

A semiconductor system that incorporates a read-modify-write operation to correct internal data errors by performing auto-refresh and self-refresh operations a set number of times, utilizing a read-modify-write control circuit to generate internal read and write signals, and a power supply circuit to supply voltage only during these operations, thereby correcting errors and reducing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If additional commands are used to correct internal data errors during refresh operations, then data reliability is improved, but device complexity and power consumption increase

Engineering Contradiction:
Improvedata reliabilityVSAvoidcommand complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the error correction function with the existing refresh operation sequence. By integrating read-modify-write operations into the standard refresh cycle, the system corrects internal data errors without requiring separate dedicated commands, thus improving reliability while avoiding increased command complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The refresh operation sequence is designed to serve multiple functions: it performs the standard refresh task and simultaneously executes error correction through read-modify-write operations. This multi-functionality allows the system to maintain data reliability without adding separate correction mechanisms that would increase device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If additional commands are used to correct internal data errors during refresh operations, then data reliability is improved, but power consumption increases

Engineering Contradiction:
Improvedata reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The error correction operations are merged into the existing refresh cycle timing, so that read-modify-write operations execute during the same power-active intervals as the refresh operation itself. This eliminates the need for additional power consumption associated with separate error correction commands

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system maintains continuous useful action by performing error correction as an integral part of the refresh sequence rather than as discrete additional operations. The read-modify-write operations continue the refresh process flow, ensuring that power is supplied continuously for the same functional purpose without waste

Inventive Principle:
Principle #20Continuity of useful action

3Reliability

If power is supplied continuously to the column control circuit, then operational reliability is maintained, but power consumption increases

Engineering Contradiction:
Improveoperational reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements periodic power supply to the column control circuit, activating power only during the specific intervals when read-modify-write operations are performed as part of the refresh sequence. This periodic action maintains operational reliability during error correction needs while significantly reducing overall power consumption compared to continuous supply

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS12614579B2Semiconductor system for performing read-modify-write operation
Publication Date: 2026.04.28 SK HYNIX INC
  • US12614579B2 patent drawing
  • US12614579B2 patent drawing
  • US12614579B2 patent drawing

AI summary

A semiconductor system includes a controller outputting a clock, a chip selection signal, a command address, and data, and a semiconductor device performing an auto-refresh operation when the chip selection signal and command address input in synchronization with the clock have a combination for performing the auto-refresh operation, correcting an error of internal data stored therein by performing a read-modify-write operation instead of the auto-refresh operation when the auto-refresh operation is performed a first set number of times and storing the corrected internal data, performing a self-refresh operation when the chip selection signal and command address input in synchronization with the clock have a combination for performing the self-refresh operation, and correcting an error of the internal data stored therein by performing a read-modify-write operation instead of the self-refresh operation when the self-refresh operation is performed a second set number of times and to store the corrected internal data.