Memory Region Segmentation for Power Savings

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory management systems experience constant power drain as all memory regions are powered on, leading to inefficient power utilization, especially in systems where not all regions are actively accessed.

Innovation Solution

A system and method that utilize a hot spot region creator to determine activity levels in memory regions, rearranging data to position active regions contiguously and inactive regions contiguously, allowing the memory controller to place inactive regions into a low power mode, thereby optimizing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If all memory regions are kept powered on to ensure data accessibility, then memory access reliability is improved, but power consumption increases

Engineering Contradiction:
Improvememory access reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The memory system is divided into multiple regions, with each region independently controllable. The memory controller separates memory into active regions (containing hot spot data) and inactive regions (containing cold spot data), allowing selective powering of regions based on activity levels. This segmentation enables the system to maintain reliability for accessed data while reducing power consumption by powering down unused regions.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different power states are applied to different memory regions based on their activity characteristics. Hot spot regions maintain full power for reliable access, while cold spot regions are placed in low-power or disabled states. This local differentiation of power quality allows the system to optimize overall power consumption without compromising access reliability for active data.

Inventive Principle:
Principle #3Local quality

2Use of energy by moving object

If memory regions are placed in low power mode to reduce power consumption, then power savings are improved, but memory access speed deteriorates

Engineering Contradiction:
Improvepower savingsVSAvoidmemory access speed
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The system proactively identifies hot spot and cold spot regions before power state transitions occur. By analyzing memory access patterns and predicting future access needs, the system pre-positions data and pre-transitions power states, ensuring that data requiring fast access remains in high-power regions while data not needed for a while is moved to low-power regions. This preliminary action prevents access speed degradation.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The memory controller continuously monitors memory access patterns and feedback from the processor to dynamically adjust power states of memory regions. When access patterns indicate that previously cold spot data becomes hot, the system responds by transitioning those regions back to high-power states. This feedback mechanism ensures access speed is maintained when needed while maximizing power savings during idle periods.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS9274590B2Systems and methods for monitoring and managing memory blocks to improve power savings
Publication Date: 2016.03.01 MARVELL ASIA PTE LTD
  • US9274590B2 patent drawing
  • US9274590B2 patent drawing
  • US9274590B2 patent drawing

AI summary

Systems and methods are provided for placing a portion of a memory into a low power mode. A system includes a hot spot region creator configured to determine an activity level for each of a plurality of regions of a memory, where certain of the regions are determined to be active regions, and where certain of the regions are determined to be inactive regions and rearrange the data to position the active region data in a contiguous active portion of memory and to position the inactive regions data in a contiguous inactive portion of memory. A memory controller is configured to place the contiguous inactive portion of memory into a low power mode.