Memory Row Access Tracking for Row Hammer Mitigation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory technologies face challenges in identifying and addressing 'row hammer' and 'clobber' attacks, which cause increased data degradation in nearby memory cells due to repeated access or extended activation of certain rows, leading to data loss before auto-refresh operations can occur.

Innovation Solution

Incorporating an oscillator to count the duration a row is activated, updating access counts stored in memory cells, and extending the row precharge time to ensure accurate tracking and writing of access counts, thereby accounting for both row hammer and clobber attacks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If repeated access to a particular memory cell or group of memory cells is performed, then data can be read and written frequently, but data degradation rate increases in nearby memory cells

Engineering Contradiction:
Improveaccess rateVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements a feedback mechanism by tracking access patterns and degradation rates of memory cells. The system monitors which rows are accessed frequently and automatically adjusts refresh operations to target those specific rows, creating a closed-loop system that responds to actual usage patterns and prevents data degradation before it occurs.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent performs preliminary refresh operations on rows that are identified as being frequently accessed or showing signs of degradation. By proactively refreshing these rows before data degradation becomes critical, the system prevents data loss while maintaining high access rates for these frequently used memory cells.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If auto refresh operation is performed periodically, then data can be maintained, but memory cells affected by row hammer or clobber attacks cannot be targeted for refresh

Engineering Contradiction:
Improvedata retentionVSAvoidtargeted refresh capability
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent transforms the static auto-refresh process into a dynamic system that can adapt to different access patterns. The system continuously monitors row access patterns and degradation rates, then dynamically adjusts the refresh strategy to perform targeted refresh operations on specific rows that are showing signs of data degradation from row hammer or clobber attacks.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent applies local quality by treating different rows differently based on their access patterns and degradation characteristics. Instead of uniform refresh operations, the system identifies locally affected rows (those experiencing row hammer or clobber attacks) and applies enhanced refresh operations specifically to those rows, while maintaining standard refresh operations for other rows.

Inventive Principle:
Principle #3Local quality

3Adaptability or versatility

If additional circuitry is added to identify memory cells affected by row hammer attack, then targeted refresh operation can be performed, but device complexity increases

Engineering Contradiction:
Improverow hammer detection capabilityVSAvoidcircuitry complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements multi-functionality by using the existing row access tracking infrastructure for multiple purposes: tracking access patterns for performance optimization, monitoring degradation rates for reliability, and identifying rows affected by row hammer or clobber attacks for targeted refresh operations. This eliminates the need for separate dedicated circuitry for each function.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the functions of access tracking, degradation monitoring, and attack detection into a unified system. By combining these functions into a single integrated approach that leverages existing hardware resources, the system achieves targeted refresh capability without proportionally increasing device complexity.

Inventive Principle:
Principle #5Merging (Combining)

4Productivity

If extended activation of a row is performed, then more data can be accessed, but data degradation rate increases in nearby memory cells

Engineering Contradiction:
Improvedata access volumeVSAvoiddata stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent uses feedback from monitoring row activation duration and nearby cell degradation rates to dynamically adjust refresh operations. When extended activation is detected, the system receives feedback about the resulting degradation and automatically schedules targeted refresh operations to compensate for the additional degradation caused by extended activation.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies preliminary anti-action by detecting extended row activation patterns that are likely to cause clobber attacks and proactively scheduling refresh operations to counteract the harmful effects before they manifest as data loss. This preventive approach offsets the degradation caused by extended activation.

Inventive Principle:
Principle #9Preliminary anti-action

Data Source

PatentUS20240347100A1Apparatuses and methods for tracking word line accesses
Publication Date: 2024.10.17 MICRON TECHNOLOGY INC
  • US20240347100A1 patent drawing
  • US20240347100A1 patent drawing
  • US20240347100A1 patent drawing

AI summary

A value associated with a number of accesses of a word line and a length of said accesses may be stored on said word line. A timer may provide a periodic signal that increments a counter to update the value. The updated value may then be written back to the word line. In some examples, a memory device including the word lines may have a specification that prevents the word line from closing prior to writing the updated value to the word line.