Memory Scrubbing Circuitry for Expanded Memory Error Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Data storage devices face challenges in maintaining peak performance due to limited victim cache memory size, leading to increased data errors, where single bit errors can become uncorrectable double bit errors, complicating error correction.

Innovation Solution

A memory device with a host bus interface and memory scrubbing circuitry is introduced to identify and correct single-bit and multiple-bit errors in the victim cache memory, preventing them from escalating into uncorrectable errors by periodically reading and correcting data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the size of the victim cache memory is increased to provide quick access to more data, then the data storage size and performance are improved, but the number of data errors increases due to hardware constraints and memory degradation

Engineering Contradiction:
Improvedata storage sizeVSAvoiddata error rate
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The memory scrubbing circuitry performs preliminary error detection and correction by periodically reading data from the victim cache memory and identifying single-bit errors before they can escalate into double-bit errors. This proactive approach prevents errors from accumulating and becoming uncorrectable, allowing the system to maintain larger cache sizes with acceptable reliability.

Inventive Principle:
Principle #10Preliminary action

2Speed

If the victim cache memory size is increased to improve performance, then data access speed is improved, but single bit errors can become double bit errors more frequently

Engineering Contradiction:
Improvedata access speedVSAvoiderror correction difficulty
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The memory scrubbing circuitry implements a feedback mechanism that continuously monitors the victim cache memory for errors and actively corrects single-bit errors by rewriting the corrected data back to the same memory location. This feedback loop prevents single-bit errors from persisting and becoming double-bit errors, maintaining data integrity even in larger cache memories that prioritize speed over inherent reliability.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS7650557B2Memory scrubbing of expanded memory
Publication Date: 2010.01.19 NETAPP INC
  • US7650557B2 patent drawing
  • US7650557B2 patent drawing
  • US7650557B2 patent drawing

AI summary

Embodiments of the invention include a memory device, such as a removable expanded memory card, having a host bus interface that allows a host to access a memory of the device. The memory device also includes memory scrubbing circuitry to read data stored at addresses in the memory and to identify single-bit errors and multiple-bit errors in the data read from the memory.