Dynamic Voltage Optimization for Memory Segment Wear

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory sub-systems face reliability issues due to variations in temperature and processing drift, leading to voltage instability and increased bit error rates, as they apply a uniform number of seasoning cycles to all memory devices, which can result in over-seasoning or under-seasoning, affecting the lifespan and performance of memory devices.

Innovation Solution

The dynamic voltage optimization method adjusts sensing voltage levels for different segments of a memory device based on their characteristics and current wearing conditions, allowing for granular adaptation to operational cycles and external factors like temperature, thereby stabilizing voltage levels and reducing bit error rates.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a uniform number of seasoning cycles is applied to all memory devices, then the manufacturing process is simplified, but voltage instability and increased bit error rates occur due to variations in temperature and processing drift

Engineering Contradiction:
Improveseasoning process simplicityVSAvoidvoltage stability
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent implements segment-specific voltage offset settings tailored to each memory segment's characteristics and wearing conditions. Different segments receive customized seasoning cycles and voltage adjustments based on their individual threshold voltage distributions and operational history, rather than applying a uniform approach to all memory devices. This local quality differentiation resolves the contradiction by maintaining manufacturing feasibility while significantly improving voltage stability through targeted optimization.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system dynamically adjusts voltage offsets and seasoning cycle parameters based on real-time monitoring of threshold voltage distributions and segment wearing conditions. The voltage optimization is not static but adapts continuously as memory segments age and experience different operational stresses, allowing the system to maintain optimal voltage stability throughout the memory device's lifetime while managing the complexity of the seasoning process.

Inventive Principle:
Principle #15Dynamics

2Device complexity

If a uniform number of seasoning cycles is applied to all memory devices, then the device complexity is reduced, but performance consistency deteriorates due to over-seasoning or under-seasoning

Engineering Contradiction:
Improveseasoning control structureVSAvoidperformance consistency
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent changes multiple parameters including voltage offset values, seasoning cycle counts, and timing parameters based on segment-specific characteristics such as electrical distance, temperature exposure, and wearing conditions. By dynamically adjusting these parameters rather than using fixed uniform values, the system achieves consistent performance across diverse memory segments while managing complexity through systematic parameter optimization rather than overly simplified control structures.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The memory device is divided into multiple segments that are independently characterized and optimized. Each segment receives customized seasoning cycles and voltage offsets based on its specific properties, allowing the system to handle performance consistency requirements for diverse segments while maintaining manageable complexity through modular segment-level control rather than monolithic device-level control.

Inventive Principle:
Principle #1Segmentation

3Reliability

If voltage settings are optimized for each segment based on wearing conditions, then data integrity is improved, but the system complexity increases

Engineering Contradiction:
Improvedata integrityVSAvoidvoltage optimization system
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system implements feedback mechanisms that monitor threshold voltage distributions, bit error rates, and segment wearing conditions to dynamically adjust voltage offsets and seasoning parameters. This feedback-driven approach improves data integrity by continuously optimizing voltage settings based on actual segment states, while managing system complexity through automated feedback loops that eliminate the need for manual intervention in each segment's optimization.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The memory system performs self-optimization by automatically characterizing segment properties, determining optimal voltage offsets, and adjusting seasoning cycles without external intervention. Each segment essentially services itself through automated monitoring and adjustment, improving data integrity through continuous optimization while keeping the overall system complexity manageable by eliminating the need for complex external control infrastructure.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11740959B2Dynamic voltage setting optimization during lifetime of a memory device
Publication Date: 2023.08.29 MICRON TECHNOLOGY INC
  • US11740959B2 patent drawing
  • US11740959B2 patent drawing
  • US11740959B2 patent drawing

AI summary

An initial level of sensing voltage is set based on one or more characteristics of the segment of the memory device. A count for operational cycles for a segment of a memory device is set. Responsive to determining that a number of operational cycles performed on the segment of the memory device has reached the set count of operational cycles, the sensing voltage is varied with respect to the initial level of sensing voltage. The sensing voltage is adjusted to a new level based on wearing of the segment of the memory device during the number of operational cycles performed on the segment of the memory device.