Nonvolatile Memory Segmented Randomization and Error Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Nonvolatile memory devices face challenges in improving operating speed and reducing power consumption, particularly due to the overhead of on-chip randomizers and error correction circuits in mobile devices.
Innovation Solution
A nonvolatile memory device design that includes a memory cell array with segmented operations for randomization and error correction, where a control logic determines whether to perform randomization or error correction operations on a segment-by-segment basis, allowing these operations to be skipped when not necessary, thereby reducing program and read times and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If randomization and error correction operations are performed on all data segments, then data reliability is improved, but operating speed decreases and power consumption increases
Solution Approach 1:
The patent divides the data into multiple segments and applies randomization and error correction operations selectively to each segment based on its characteristics. This allows the system to maintain reliability for critical data while improving overall operating speed by processing less critical data faster without these operations.
Solution Approach 2:
Different segments of data are treated differently based on their importance and characteristics. The control logic determines which segments require randomization and error correction, applying these operations only where necessary to optimize both reliability and speed.
2Reliability
If randomization and error correction operations are performed on all data segments, then data reliability is improved, but power consumption increases
Solution Approach 1:
The patent segments data and applies power-intensive randomization and error correction operations only to necessary segments, reducing overall power consumption while maintaining reliability for critical data.
Solution Approach 2:
The system applies different processing quality to different data segments, using power-intensive operations only where data reliability is critical, thereby optimizing the balance between reliability and power consumption.
3Reliability
If randomization operation is performed on all write data, then write data reliability is improved, but program operation time increases
Solution Approach 1:
The patent segments write data and applies randomization operations only to necessary segments, reducing the total time required for program operations while maintaining reliability where needed.
Solution Approach 2:
Instead of applying randomization to all data, the system applies it partially only to segments where it is necessary, reducing program operation time while maintaining adequate reliability.
4Reliability
If error correction operation is performed on all read data, then read data reliability is improved, but read operation time increases
Solution Approach 1:
The patent segments read data and applies error correction operations only to necessary segments, reducing read operation time while maintaining reliability for critical data.
Solution Approach 2:
The system applies error correction to different segments based on their importance, using the time-consuming operation only where necessary to optimize the balance between reliability and read speed.
Data Source
AI summary
A nonvolatile memory device includes a memory cell array including a plurality of first segments having a write data, and a plurality of second segments having a programmed information defining a programmed segment from the plurality of first segments. A randomizer is configured to randomize the write data. An error correction circuit is configured to perform an error correction operation on the write data. A control logic is configured to determine the programmed information from an address received from a memory controller, and to determine whether to operate the randomizer and the error correction circuit based on the determination of the programmed information during the program operation. A page buffer is configured to store the write data and the programmed information during the randomizing and the error correction operation.


