Semiconductor Memory Selection Transistor Threshold Voltage Uniformity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices with memory blocks face challenges in maintaining uniform electrical characteristics due to varying characteristics across different memory blocks, leading to inconsistent operating conditions and potential reliability issues.

Innovation Solution

Incorporating an operation circuit and current measuring circuit that adjust program loop conditions for selection transistors and memory cells based on cell current values, ensuring a difference in threshold voltages between selected and reference memory blocks, thereby compensating for variations and improving electrical characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If memory blocks are arranged in line with varying characteristics, then the device can handle different operating conditions, but electrical characteristics become non-uniform across memory blocks

Engineering Contradiction:
Improveoperating conditionsVSAvoidelectrical characteristics uniformity
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent applies local quality by measuring cell current values for each memory block and applying block-specific compensation values to selection transistors. Each memory block receives customized threshold voltage adjustments based on its individual characteristics, transforming the uniform treatment approach into a localized, tailored approach that addresses varying electrical characteristics across different memory blocks.

Inventive Principle:
Principle #3Local quality

2Manufacturing precision

If operating conditions are set according to each memory block's characteristics, then electrical characteristics improve, but device complexity increases

Engineering Contradiction:
Improveelectrical characteristicsVSAvoidoperating circuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent implements self-service by enabling memory blocks to automatically measure their own cell current values and receive appropriate compensation values without external intervention. The operation circuit autonomously performs measurements, calculates compensation values, and adjusts selection transistor threshold voltages, reducing the need for complex external control mechanisms while achieving precise electrical characteristic uniformity.

Inventive Principle:
Principle #25Self-service

3Manufacturing precision

If program loops are applied to selection transistors based on cell current differences, then threshold voltage uniformity improves, but operation time increases

Engineering Contradiction:
Improvethreshold voltage uniformityVSAvoidprogram loop time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

The patent applies preliminary action by measuring cell current values and determining compensation values before the main programming operation. This preparatory step allows the system to pre-calculate the exact threshold voltage adjustments needed for each memory block, enabling the subsequent program loop to execute more efficiently with targeted voltage adjustments rather than requiring multiple iterative adjustments.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9620224B2Semiconductor device and operating method thereof
Publication Date: 2017.04.11 SK HYNIX INC
  • US9620224B2 patent drawing
  • US9620224B2 patent drawing
  • US9620224B2 patent drawing

AI summary

A semiconductor device includes a memory array including memory blocks, and an operation circuit suitable for performing a program loop and an erase loop on memory cells and selection transistors included in a selected memory block, wherein the operation circuit performs the program loop on the selection transistors so that a difference occurs between threshold voltages of the selection transistors and a target threshold voltage based on a difference between a cell current value of the selected memory block and a reference cell current value.