Memory Sharing for Application Offload to Integrated Sensor Hub

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory-intensive applications, such as location and navigation, often exceed the memory capacity of integrated sensor hubs (ISH), requiring host processors to take on additional computational burdens.

Innovation Solution

Implementing memory sharing techniques that dynamically transfer database segments between host and ISH memory based on updated conditions, using direct memory access (DMA) transfers, allowing the ISH to execute application portions and offload processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If memory-intensive applications are executed on the integrated sensor hub, then computational efficiency is improved, but the memory capacity limitation of the ISH prevents execution of applications requiring larger memory

Engineering Contradiction:
Improvecomputational efficiencyVSAvoidmemory capacity
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The patent divides the application into multiple segments that can be distributed between the ISH and host processor. Memory-intensive data structures are partitioned so that frequently accessed segments reside in the ISH's limited memory while less frequently accessed segments are stored in the host's larger memory, allowing the ISH to execute computational tasks efficiently without being constrained by its smaller memory capacity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a hierarchical memory architecture that adds a dimensional layer between the ISH and host memory. This creates a multi-level memory system where data can be cached in the ISH's fast memory for immediate processing while maintaining access to the host's larger memory capacity, effectively increasing the available memory space for ISH-based applications.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Quantity of substance

If the host processor handles all computational tasks, then memory capacity requirements are met, but the computational burden on the host processor increases

Engineering Contradiction:
Improvememory capacityVSAvoidcomputational efficiency
Core Design Contradiction:
Quantity of substanceVSProductivity

Solution Approach 1:

The patent extracts computational tasks from the host processor and relocates them to the ISH. By identifying and separating memory-intensive operations that can be performed independently, the system offloads these tasks to the ISH, reducing the host processor's computational burden while utilizing its larger memory capacity to support the extracted tasks.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent enables the ISH to autonomously manage its own execution of application segments by implementing self-contained execution environments within the ISH. The ISH can independently execute computational tasks using data from its local memory and sensor inputs, reducing the need for continuous host processor intervention and improving overall system efficiency.

Inventive Principle:
Principle #25Self-service

3Productivity

If applications are offloaded to the integrated sensor hub, then computational load on host processor is reduced, but the limited memory capacity of the ISH restricts the types of applications that can be offloaded

Engineering Contradiction:
Improvecomputational efficiencyVSAvoidapplication compatibility
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The patent implements a dynamic application segmentation mechanism that adapts to different application requirements. Based on the specific memory and computational needs of each application, the system dynamically determines which portions of applications can be executed on the ISH and which must remain on the host processor, enabling flexible offloading of diverse application types while respecting the ISH's memory constraints.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent creates a universal application execution framework that allows both memory-intensive and computation-intensive application segments to run on the ISH. By implementing a flexible segmentation and memory management system, the ISH can handle multiple types of applications through a unified architecture, improving adaptability while maintaining computational efficiency.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10509748B2Memory sharing for application offload from host processor to integrated sensor hub
Publication Date: 2019.12.17 INTEL CORP
  • US10509748B2 patent drawing
  • US10509748B2 patent drawing
  • US10509748B2 patent drawing

AI summary

Memory sharing techniques are provided for offloading an application from a host processor to an integrated sensor hub (ISH). A methodology implementing the techniques according to an embodiment includes allocating a shared region of memory to be accessed by the host processor and by the ISH, in connection with the execution of a location application. The method also includes storing a location database in the shared region of memory. The location database is divided into segments, where each segment is associated with an area, for example, defined by a range of latitudes and longitudes. The method further includes transferring, through a direct memory access (DMA), one or more of the segments between the shared memory region and a second memory associated with the ISH. The method further includes executing at least a portion of the location application on the ISH, based on the data segments stored in the second memory.