Memory Interface Signal-Level Feedback for PAM Timing Skew

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In multi-level signal systems, timing skew between the transmitter and receiver can reduce communication reliability due to varying sensing margins for each signal level, especially in pulse amplitude modulation (PAM) systems like PAM-3 and PAM-4, affecting the reliability of signal transmission and reception.

Innovation Solution

A memory device and host device system that includes a data signal generator, transmission driver, command decoder, data signal controller, and drive strength controller, which adjust signal levels based on feedback signals to compensate for timing skew, ensuring reliable signal communication by adjusting data signals and signal levels to match reception characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a multi-level signal is transmitted with constant signal level interval to secure linearity, then the signal transmission follows standard PAM modulation, but the sensing margin becomes different for each signal level due to timing skew, reducing communication reliability

Engineering Contradiction:
Improvecommunication reliabilityVSAvoidsensing margin uniformity
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent implements dynamic adjustment of signal levels based on detected timing skew. The transmission driver modifies the voltage levels of the multi-level signal in real-time according to the timing characteristics of the reception driver, transforming a static signal transmission system into a dynamic one that adapts to timing variations. This allows the system to maintain adequate sensing margins for all signal levels despite timing skew.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs a feedback mechanism where the reception driver detects the timing skew between the transmitted multi-level signal and its own sampling clock, then communicates this information back to the transmission driver. The transmission driver uses this feedback to adjust the signal levels, creating a closed-loop control system that continuously optimizes communication reliability despite timing variations.

Inventive Principle:
Principle #23Feedback

2Reliability

If timing skew exists between transmitter and receiver signals, then signal levels may be misaligned at the receiver, but adjusting signal levels requires additional control mechanisms

Engineering Contradiction:
Improvesignal reception accuracyVSAvoidcontrol mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The transmission driver is designed to perform multiple functions: it not only generates the multi-level signal based on data input but also dynamically adjusts the signal levels based on timing skew feedback. This multi-functionality reduces the need for separate correction circuits or additional hardware components, as the transmission driver itself handles both signal generation and timing compensation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system implements self-service through the feedback loop where the reception driver autonomously detects timing skew and communicates it back to the transmission driver, which then self-adjusts the signal levels. This eliminates the need for external calibration equipment or manual intervention, allowing the system to automatically compensate for timing variations.

Inventive Principle:
Principle #25Self-service

Data Source

PatentEP4177889A1Memory device, host device and method of operating the memory device
Publication Date: 2023.05.10 SAMSUNG ELECTRONICS CO LTD
  • EP4177889A1 patent drawingFigure 1
  • EP4177889A1 patent drawingFigure 2
  • EP4177889A1 patent drawingFigure 3~4A

AI summary

A memory device, a host device and a method of operating the memory device are provided. The memory device includes a data signal generator configured to provide a data signal to a transmission driver, the transmission driver configured to output a multi-level signal having any one of first to third signal levels based on the data signal, a command decoder configured to receive a feedback signal from outside of the memory device and decode the feedback signal, a data signal controller configured to adjust the data signal based on a decoding result of the command decoder, and a drive strength controller configured to adjust at least one of the first to third signal levels based on the decoding result of the command decoder.