Memory Device Signal Line Layout for Disturbance Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices, particularly phase change random access memory (PCRAM), face issues with write endurance and data disturbance due to increased integration and coupling effects between adjacent memory cells, leading to reduced lifespan and bit errors.
Innovation Solution
A memory device design that includes a plurality of memory regions with unique signal line arrangements for each selection circuit, allowing for differential coupling of bit lines and word lines to prevent data disturbance and enhance write endurance by varying the selection signal routing, thereby reducing the impact of write operations on adjacent cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the degree of integration of memory devices is increased to improve memory capacity, then memory density is improved, but coupling effects between adjacent memory cells increase causing data disturbance
Solution Approach 1:
The patent applies asymmetry by configuring different coupling relationships between adjacent memory cells in different memory regions. Specifically, in a first memory region, first bit lines are coupled to first word lines, while in a second memory region, second bit lines are coupled to second word lines, creating asymmetric coupling patterns that prevent uniform disturbance propagation across the memory array.
Solution Approach 2:
The memory device is segmented into multiple memory regions with different coupling configurations. This segmentation allows each region to have tailored coupling relationships, isolating disturbance effects to specific regions and preventing them from affecting the entire memory array, thereby enabling higher integration while managing coupling effects.
2Productivity
If write operations are concentrated on specific memory regions to improve write speed, then write efficiency is improved, but write endurance of those regions deteriorates
Solution Approach 1:
The patent implements local quality by assigning different coupling relationships to different memory regions, creating locally optimized structures. This allows write operations to be distributed across regions with varying coupling characteristics, preventing any single region from bearing excessive write stress and thereby improving overall write endurance while maintaining write speed.
Solution Approach 2:
The asymmetric coupling configuration enables dynamic distribution of write operations across multiple memory regions with different coupling patterns. This dynamic approach allows the system to rotate or distribute write loads across regions, preventing write concentration on any single region and extending overall device lifespan.
Data Source
AI summary
A memory device includes a plurality of memory regions including memory cells coupled between a plurality of word lines and a plurality of bit lines, an address decoder suitable for decoding an address to generate a plurality of selection signals corresponding to the bit lines, and outputting the selection signals to a plurality of signal lines, and a plurality of selection circuits corresponding to the memory regions, respectively, and suitable for selecting the bit lines in response to the selection signals received through the signal lines, wherein at least one of the selection circuits is coupled to the signal lines in an arrangement different from remaining selection circuits.