Memory Snapshot Flushing During Power State Transitions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems experience unwanted latency and data loss during power down events due to the process of reading and copying data values, which reduces quality of service and hinders system operation upon power up.

Innovation Solution

Implementing techniques to write a snapshot of operational parameters to volatile memory and flush it to non-volatile memory with fewer operations, allowing data preservation in both partial and full power down scenarios.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If data is read and copied during power down events, then data can be preserved, but latency increases and quality of service deteriorates

Engineering Contradiction:
Improvedata preservationVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements a changelog mechanism that continuously logs data modification information in real-time during normal operation. When a power down event is detected, the system only needs to flush this pre-prepared changelog to non-volatile memory instead of performing comprehensive data reads and copies, thereby preserving data while minimizing latency during the power transition.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If multiple read and copy operations are performed during power down, then data values are saved, but the number of operations increases and quality of service reduces

Engineering Contradiction:
Improvedata preservationVSAvoidquality of service
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent extracts only the essential data modification information into a separate changelog structure, rather than copying entire data sets. This selective extraction approach allows the system to preserve critical data states with minimal operations, maintaining quality of service while ensuring data integrity during power down events.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

Instead of copying actual data values multiple times during power down, the patent creates a single snapshot copy of the changelog containing modification metadata. This single copy operation replaces multiple traditional read-and-copy cycles, reducing operational overhead while preserving data recovery capability.

Inventive Principle:
Principle #26Copying

3Productivity

If traditional power down procedures are used, then system transitions occur, but data loss may occur and recovery is hindered

Engineering Contradiction:
Improvesystem recoveryVSAvoiddata loss
Core Design Contradiction:
ProductivityVSLoss of information

Solution Approach 1:

The system continuously maintains a changelog that records all data modification operations before power down occurs. This preliminary logging ensures that even if power is lost unexpectedly, the recorded changelog provides a recovery path to restore data consistency, preventing data loss while enabling rapid system recovery.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12561066B2Data storage during power state transition of a memory system
Publication Date: 2026.02.24 MICRON TECHNOLOGY INC
  • US12561066B2 patent drawing
  • US12561066B2 patent drawing
  • US12561066B2 patent drawing

AI summary

Methods, systems, and devices for data storage during power state transition of a memory system are described. A memory system may receive a command indicating a transition from a first power state to a second power state or a third power state. Upon receiving the command, the memory system may write a first set of data to a volatile memory of the memory system. For example, the first set of data may be a snapshot or a copy of one or more elements of a second set of data. The memory system may flush the first set of data from the volatile memory to a non-volatile memory of the memory system. The memory system may transition from the first power state to the second power state or the third power state and read the snapshot from the volatile memory or the non-volatile memory upon transitioning back to the first power state.