Cross-Point Memory Stack Doping to Prevent Leakage Current
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices face challenges in achieving high integration and reducing process complexity while maintaining memory cell characteristics, particularly in preventing leakage current in cross-point memory devices.
Innovation Solution
The proposed solution involves a semiconductor memory device with a selection element layer and a variable resistance layer, where the first dopant is immobile and the second dopant is mobile in an insulating material, with a diffusion barrier layer to prevent intermixing, allowing for easy and simple fabrication by using the same insulating layer for both layers and doping the dopants after forming the insulating layer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If different insulating layers are used for selection element layer and variable resistance layer, then memory cell characteristics can be secured, but process complexity increases and manufacturing becomes more difficult
Solution Approach 1:
The patent merges the insulating layers for the selection element layer and variable resistance layer into a single common insulating layer. This eliminates the need to form separate insulating layers, thereby reducing process complexity and manufacturing difficulty while still enabling the formation of both doped regions within the same insulating layer to maintain memory cell characteristics.
Solution Approach 2:
The common insulating layer serves multiple functions: it acts as the insulating medium for both the selection element layer and the variable resistance layer. By making the insulating layer universal, the patent simplifies the fabrication process while maintaining the functional requirements for both memory cell components.
2Reliability
If dopants are doped before forming the insulating layer, then memory cell characteristics can be secured, but process complexity increases
Solution Approach 1:
The patent performs the doping action after forming the insulating layer rather than before. This preliminary formation of the insulating layer provides a stable substrate that prevents dopant diffusion and contamination during the doping process, thereby maintaining memory cell characteristics while simplifying the overall fabrication process.
Solution Approach 2:
The insulating layer acts as an intermediary that is formed first to provide a stable environment for subsequent doping. This intermediate step prevents direct interaction between the dopant source and the underlying structures, eliminating the need for complex process control while ensuring proper dopant placement and preventing leakage current.
3Reliability
If diffusion barrier layer is added to prevent dopant intermixing, then memory cell characteristics are improved, but device complexity increases
Solution Approach 1:
The patent achieves dopant separation through localized doping regions within the common insulating layer rather than using a universal diffusion barrier. By controlling the doping process to create spatially separated doped regions, the patent prevents dopant intermixing and maintains memory cell characteristics without adding the complexity of an additional diffusion barrier layer.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables high integration of memory devices with reduced process difficulty, improved reliability, and effective prevention of leakage current, simplifying the fabrication process and enhancing the operating characteristics of memory elements.
Implementation Method 1
a diffusivity of the second dopant in the insulating material is greater than a diffusivity of the first dopant in the insulating material
Data Source
AI summary
A method for fabricating an electronic device including a semiconductor memory including one or more memory elements, includes: forming a first insulating layer; forming a diffusion barrier layer over the first insulating layer; forming a second insulating layer over the diffusion barrier layer, the second insulating layer and the first insulating layer being formed of a common insulating material; doping one of a first dopant and a second dopant in the first insulating layer to form a selection element layer when the first dopant is doped or to form a variable resistance layer when the second dopant is doped; and doping the other one of the first dopant and the second dopant in the second insulating layer.