Solid State Memory Status Register Parallel Serial Read
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing solid state memory devices require additional logic or programming in electronic devices to identify data pins for status register read operations, which can complicate compatibility with JEDEC standards.
Innovation Solution
A memory device with a status register read scheme that provides status information in both parallel and serial forms, allowing electronic devices to read status information without needing data pin identification logic or programming, thereby maintaining compatibility with JEDEC specifications.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If status information is read in parallel form via data pins according to JEDEC specification, then compatibility with JEDEC standards is improved, but electronic devices require additional logic or programming to identify data pins
Solution Approach 1:
A multiplexer is introduced as an intermediary component between the status register and data pins. The multiplexer selectively connects to different data pins based on a pin select signal, allowing the electronic device to read status information without needing to identify which specific data pin contains which bit. This mediator simplifies the electronic device while maintaining JEDEC compatibility.
Solution Approach 2:
The patent implements dynamic switching of data pin connections through the multiplexer controlled by pin select signals. Instead of fixed parallel connections requiring static pin identification, the system dynamically routes status information to data pins based on control signals, enabling flexible reading without additional identification logic in the electronic device.
2Device complexity
If status information is provided in serial form, then data pin identification logic is eliminated, but compatibility with JEDEC parallel read specification is compromised
Solution Approach 1:
The multiplexer is configured to support multiple reading modes: it can route status information to multiple data pins simultaneously for parallel reading (complying with JEDEC specification) or sequentially for serial reading (eliminating the need for pin identification logic). This multi-functional design allows a single hardware configuration to serve both compatibility and simplification requirements.
Solution Approach 2:
The system dynamically switches between parallel and serial reading modes through control signals. The multiplexer can be configured to provide parallel output to multiple data pins for JEDEC compliance, or to route bits sequentially through data pins for simplified reading without pin identification. This dynamic reconfigurability resolves the contradiction between compatibility and complexity reduction.
Data Source
AI summary
Methods and devices are disclosed, such as those involving a solid state memory device that includes a status register configured to be read with a combined parallel and serial read scheme. One such solid state memory includes a status register configured to store a plurality of bits indicative of status information of the memory. One such method of providing status information in the memory device includes providing the status information of a memory device in a parallel form. The method also includes providing the status information in a serial form after providing the status information in a parallel form in response to receiving at least one read command.