Memory Strobe Capture Circuitry for Short-Preamble Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory devices face delays and complexity due to latches or flip-flops in capture circuitry, which can fail to shut off strobes quickly enough, especially with short preambles, leading to inefficiencies in data capture.

Innovation Solution

The implementation of gated extend re-gate synchronization (GERS) circuitry, which uses feed-forward flow to extend strobe signals, reducing delays and improving capture efficiency by avoiding feedback-related issues.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If latches or flip-flops are used in capture circuitry, then data capture functionality is provided, but significant delay is added with feedback pathing and multiplexing

Engineering Contradiction:
Improvedata capture functionalityVSAvoiddelay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent extracts and removes the feedback pathing and multiplexing components from the capture circuitry, replacing latches and flip-flops with a simplified gate circuit that directly captures data based on strobe signals without the complex feedback mechanisms that cause delay

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The capture circuitry is segmented into separate gate circuits for different data paths, allowing independent optimization of each path without the need for complex global feedback control, thereby reducing overall delay while maintaining capture functionality

Inventive Principle:
Principle #1Segmentation

2Reliability

If latches or flip-flops are used in capture circuitry, then data capture functionality is provided, but complexity increases in implementing and controlling the capture circuitry

Engineering Contradiction:
Improvedata capture functionalityVSAvoidcomplexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts and removes the complex control logic required for latches and flip-flops, including reset mechanisms and feedback pathing, replacing them with simple gate circuits that require minimal control signals and have straightforward implementation

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

Instead of using active feedback mechanisms to maintain state in latches and flip-flops, the patent inverts the approach by using passive gate circuits that naturally hold state through their structural design, eliminating the need for complex control logic

Inventive Principle:
Principle #13The other way round (Inversion)

3Reliability

If latches or flip-flops are used in capture circuitry, then data capture functionality is provided, but the strobe cannot be shut off fast enough, especially with short preambles

Engineering Contradiction:
Improvedata capture functionalityVSAvoidstrobe shut-off speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent extracts and removes the feedback pathing that prevents rapid strobe termination in latches and flip-flops, allowing the strobe signal to be shut off immediately when the preamble ends, which is critical for short preamble operations

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The capture circuitry is segmented into independent gate circuits that can be individually controlled by the strobe signal, allowing each circuit to respond independently and rapidly to strobe termination without being constrained by feedback loops

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20250329369A1Gated Extend Re-Gate Synchronization Circuitry
Publication Date: 2025.10.23 MICRON TECHNOLOGY INC
  • US20250329369A1 patent drawing
  • US20250329369A1 patent drawing
  • US20250329369A1 patent drawing

AI summary

A memory device includes a command interface configured to receive a write command from a host device. The memory device also includes an input/output interface configured to receive a data strobe. Furthermore, the memory device includes capture circuitry configured to capture the data strobe and generate an internal data strobe. The capture circuitry includes gated extend circuitry configured to extend an overlap of the data strobe with a start-to-synchronize signal that indicates that the data strobe is to be used in the memory device. Moreover, the capture circuitry includes re-gating circuitry configured to re-gate an output of the gated extend circuitry based at least in part on the start-to-synchronize signal.