Memory Subsystem Hibernation via Host Memory State Copying

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Frequent power cycling in managed memory subsystems leads to delays and power loss due to the overhead of reading and processing state information from non-volatile memory, which negates the power-saving benefits of shutting down the memory subsystem.

Innovation Solution

Copying state information from volatile memory to host system memory during power down and back to volatile memory during power up, utilizing a standard interface for faster and more power-efficient data transfer, thereby reducing the reliance on non-volatile memory operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If power is frequently shut down to save energy, then power consumption is reduced, but boot time increases due to reading and processing state information from non-volatile memory

Engineering Contradiction:
Improvepower consumptionVSAvoidboot time
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The patent applies preliminary action by copying state information from non-volatile memory to volatile memory during the power down process. This advance preparation ensures that when power is restored, the system can quickly retrieve state information from volatile memory instead of reading from non-volatile memory, thus reducing boot time while maintaining power savings from frequent power cycling.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If state information is read from non-volatile memory during power up, then system state is restored, but processing overhead increases boot time

Engineering Contradiction:
Improvestate information restorationVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system performs the state information copying from non-volatile to volatile memory in advance during power down. This preliminary action ensures that when power is restored, the state information is already available in volatile memory, eliminating the need for time-consuming read and processing operations during power up while ensuring reliable state restoration.

Inventive Principle:
Principle #10Preliminary action

3Stability of the object's composition

If non-volatile memory is used to store state information, then data persistence is achieved, but data access speed is slow

Engineering Contradiction:
Improvedata persistenceVSAvoiddata access speed
Core Design Contradiction:
Stability of the object's compositionVSSpeed

Solution Approach 1:

The patent introduces volatile memory as an intermediary between non-volatile memory and the system operations. State information is copied from non-volatile memory to volatile memory during power down, and then accessed from volatile memory during power up. This intermediary approach maintains data persistence through non-volatile memory while achieving fast data access through volatile memory, resolving the speed-persistence tradeoff.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8892831B2Memory subsystem hibernation
Publication Date: 2014.11.18 APPLE INC
  • US8892831B2 patent drawing
  • US8892831B2 patent drawing
  • US8892831B2 patent drawing

AI summary

In a managed memory subsystem, information associated with the memory subsystem is copied from volatile memory in the memory subsystem to host system memory. The copying can be over a standard interface. Responsive to memory subsystem power up from a powered down state or power loss, the information is copied from the host system memory back to the volatile memory in the memory subsystem, where the information can be used by the memory subsystem to perform memory operations. Transferring information from host system memory to volatile memory in a memory subsystem is faster and more power efficient than transferring the same information from non-volatile memory to volatile memory in the memory subsystem.