Memory System Override Circuit for DDR Compatibility
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The rapid evolution of memory standards, such as from DDR1 to DDR2, requires frequent redesign of memory interface circuits, leading to high costs and logistical challenges for manufacturers, as older standards become obsolete and devices become unavailable or expensive.
Innovation Solution
Incorporating an override circuit and a complex programmable logic device (CPLD) that allows a microprocessor designed for DDR1 memory devices to access DDR2 memory devices without redesign, by intercepting and altering initialization signals and using an override circuit to manage mode register settings, enabling compatibility through a programmable interface.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If memory interface circuits are redesigned for each new memory standard, then compatibility with the newest standard is achieved, but engineering costs and development time increase
Solution Approach 1:
A bridge circuit is introduced as an intermediary component between the memory controller and the memory devices. This bridge circuit translates memory access commands from the controller's native protocol to the protocol required by the alternative standard memory devices, enabling compatibility without redesigning the controller itself.
Solution Approach 2:
The bridge circuit is designed to support multiple memory standards and can be configured to work with different types of memory devices. This multi-functional approach allows a single controller design to interface with various memory standards, reducing the need for frequent redesigns.
2Adaptability or versatility
If memory interface circuits are redesigned for each new memory standard, then compatibility with the newest standard is achieved, but supply chain continuity is disrupted
Solution Approach 1:
The bridge circuit serves as a mediator that enables the system to continue using legacy memory devices while supporting new standards. This ensures supply chain continuity by preventing obsolescence of existing memory inventory and allowing gradual transition to new standards.
Solution Approach 2:
The bridge circuit is designed and integrated in advance to anticipate future memory standard transitions. This preliminary action ensures that the system is already prepared to support alternative standards when needed, maintaining supply chain reliability during transitions.
3Speed
If microprocessor is redesigned to access new memory standard, then access speed is optimized, but manufacturing cost increases
Solution Approach 1:
The bridge circuit acts as an intermediary that handles protocol translation and signal conditioning, allowing the microprocessor to access memory devices of different standards without requiring redesign. This maintains optimal access speeds while avoiding the high costs of microprocessor redesign.
Solution Approach 2:
The memory interface functionality is segmented into separate components: the microprocessor retains its original design, while the bridge circuit handles the complex protocol translation tasks. This segmentation allows independent optimization of each component without affecting the other, maintaining performance while reducing manufacturing costs.
Data Source
AI summary
A memory system (250) includes a plurality of memory devices (260) adapted to be coupled to an interface (140), an indicator (272) for indicating a type of the plurality of memory devices (260), and an override circuit (280) having a first terminal adapted to be coupled to the interface (140), a second terminal coupled to the plurality of the memory devices (260), and a control input for receiving a control signal. The override circuit (280) is responsive to the control signal to alter an operation of the memory system (250).