Memory Termination Calibration Using Replica Impedance Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor memory devices, such as DRAM, face inefficiencies in impedance matching across terminals, leading to voltage reflections and the need for frequent calibration, which consumes system bandwidth and may not be necessary for all memory modules.
Innovation Solution
Incorporating a calibration detection circuit with a replica resistive leg that replicates the termination circuit's impedance, allowing the memory to autonomously determine if calibration is required, thereby reducing unnecessary calibration commands and optimizing bandwidth usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If frequent calibration commands are issued to ensure impedance matching, then impedance matching accuracy is improved, but system bandwidth is consumed and productivity deteriorates
Solution Approach 1:
The memory device performs self-diagnosis by monitoring its own termination circuit impedance through a detection circuit. When impedance deviation exceeds a threshold, the device autonomously initiates calibration without external commands, eliminating unnecessary calibration operations and conserving system bandwidth while maintaining impedance matching accuracy.
Solution Approach 2:
A feedback mechanism is implemented where the detection circuit continuously monitors the impedance of the termination circuit and compares it against reference values. This feedback loop enables the memory device to detect impedance deviations and trigger calibration only when necessary, resolving the contradiction between maintaining precision and preserving productivity.
2Reliability
If calibration is performed for all memory modules, then reliability is improved, but loss of time increases due to unnecessary calibration operations
Solution Approach 1:
Each memory device independently monitors its own impedance status through the detection circuit and autonomously determines whether calibration is needed. This self-service approach ensures calibration is performed only when actually required, maintaining reliability while eliminating time-wasting unnecessary calibration operations on properly functioning modules.
Solution Approach 2:
Instead of universally applying calibration to all memory modules, the system applies calibration selectively only to those modules that exhibit impedance deviations beyond acceptable thresholds. This partial action approach maintains reliability for modules that need it while avoiding time consumption on modules that don't require calibration.
3Object-generated harmful factors
If termination resistance is precisely tuned, then voltage reflection is reduced, but device complexity increases due to additional calibration circuits
Solution Approach 1:
The calibration detection functionality is extracted as a separate, dedicated circuit module within the memory device. This detection circuit independently monitors termination impedance and triggers calibration only when needed, reducing voltage reflection while keeping the overall system manageable by separating detection and calibration functions into distinct, modular components.
4Reliability
If impedance matching is continuously monitored, then reliability is improved, but use of energy increases due to continuous detection operations
Solution Approach 1:
The detection circuit operates periodically or event-driven rather than continuously, monitoring impedance at intervals or in response to specific conditions. This periodic operation maintains reliable impedance matching detection while significantly reducing energy consumption compared to continuous monitoring, as the circuit remains inactive during normal operation and activates only when impedance changes are detected or at scheduled intervals.
Data Source
AI summary
Apparatuses, systems, and methods for memory initiated calibration. The memory includes a termination circuit with a tunable resistor and a calibration detection circuit with a replica tunable resistor. The calibration detection circuit measures a resistance of the replica tunable resistor and provides a calibration request signal if the resistance is outside a tolerance. Responsive to the calibration request signal, a controller of the memory schedules the memory for a calibration operation.