Memory Device Testing With Switched Interface Card Signals

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory device testing methods require modifications to the fixed pattern of commercial system boards, which can cause damage and are inefficient in applying additional test signals, such as simulating voltage spikes or ripples.

Innovation Solution

A memory device test system with an interface card and extension card that allows for additional test signals to be input through conductive paths without modifying the system board, using a connection device to switch between power and control signals, enabling tests like read/write operations and stability under simulated electrical noise.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If modifications are made to the circuit on the system board to input additional test signals, then the ability to perform specialized tests (e.g., voltage spike simulation) is improved, but the system board may be damaged and the fixed pattern cannot be changed

Engineering Contradiction:
Improvetest signal input capabilityVSAvoidsystem board damage risk
Core Design Contradiction:
Adaptability or versatilityVSObject-affected harmful factors

Solution Approach 1:

The patent introduces an intermediary device (interface card or extension card) that acts as a mediator between the tester and the system board. This intermediary contains the compensation circuit with adjustable resistors, capacitors, and inductors that can generate additional test signals without requiring modifications to the fixed system board circuitry. The intermediary card accepts test signals from the tester and conditionally transmits them to the memory device, thereby enabling specialized tests while protecting the system board from damage.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the system board pattern is fixed, then manufacturing and reliability are improved, but the ability to apply various test signals is limited

Engineering Contradiction:
Improvesystem board stabilityVSAvoidtest signal variety
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent segments the testing system into three independent components: the fixed system board, the interchangeable interface card, and the tester. The interface card is a separate, modular component that can be connected to the system board via standard interfaces. This segmentation allows the system board to maintain its fixed, reliable pattern while the interface card provides the necessary adaptability and versatility for different test signal requirements. The modular design enables the interface card to be replaced or reconfigured without affecting the system board.

Inventive Principle:
Principle #1Segmentation

3Adaptability or versatility

If components in the compensation circuit are replaced to input additional test signals, then test functionality is improved, but the fixed circuit pattern is damaged

Engineering Contradiction:
Improvetest signal generation capabilityVSAvoidcircuit modification complexity
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The interface card is designed as a universal platform that can generate multiple types of test signals (including voltage spikes, ripples, and other specialized signals) through its integrated compensation circuit. The compensation circuit contains adjustable resistors, capacitors, and inductors that can be configured to produce different test signal characteristics. This multi-functional design eliminates the need to modify the system board circuit for each type of test signal, as all test signal generation capabilities are consolidated in the universal interface card.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12462894B2Memory device test system
Publication Date: 2025.11.04 NAN YA TECH
  • US12462894B2 patent drawing
  • US12462894B2 patent drawing
  • US12462894B2 patent drawing

AI summary

A memory device test system includes a memory device, a tester, a system board, and an interface card. The tester generates a first control signal corresponding to a test being performed to the memory device. The system board is coupled to the tester and generates, in response to the first control signal, a second control signal to the memory device. The interface card is coupled to the tester, the system board, and the memory device and transmits to the memory device, in response to a switch signal received from the tester, a power signal from the tester through a first conductive path or from the system board through a second conductive path. The memory device generates, in response to the power signal and the second control signal, an output signal corresponding to the test to the tester.