Memory Device Testing via Random Command Pattern Generation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Handmade patterns used for testing Dynamic Random-Access Memory (DRAM) are insufficient for comprehensive testing, lacking the complexity and variability needed to effectively evaluate memory devices.

Innovation Solution

A system and method that uses a processor and storage device to generate varied testing patterns by randomly selecting commands from a specified set, allowing for comprehensive testing of memory devices, including DRAM.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If handmade patterns are used for testing memory devices, then the testing process is simple to implement, but the testing effectiveness and completeness are insufficient

Engineering Contradiction:
Improvetesting effectivenessVSAvoidpattern generation complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The testing system generates its own test patterns automatically using a processor that executes instructions to create varied command sequences. This eliminates the need for manual pattern creation while ensuring comprehensive testing coverage through algorithmic pattern generation that can explore more test cases than manual methods.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system varies test parameters by randomly selecting from multiple commands and generating diverse pattern sequences. This parameter variation allows the same testing framework to adapt to different testing requirements and achieve more complete coverage without increasing manual intervention complexity.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If handmade patterns with simple structure are used, then the pattern creation is easy, but the patterns cannot effectively and completely test the memory device

Engineering Contradiction:
Improvetesting completenessVSAvoidpattern creation ease
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The processor automatically generates complex test patterns by executing instructions that select and sequence commands. This self-service approach creates comprehensive test coverage without requiring operator skill or manual effort, as the system autonomously produces the varied patterns needed for complete testing.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The pattern generation is dynamic and adaptive, randomly selecting from available commands to create varied sequences. This dynamic approach ensures each test run can cover different aspects of memory device operation, achieving complete testing coverage that static handmade patterns cannot provide.

Inventive Principle:
Principle #15Dynamics

3Adaptability or versatility

If traditional handmade patterns are used, then the testing method is simple, but it lacks the variability needed for comprehensive testing

Engineering Contradiction:
Improvepattern variabilityVSAvoidtesting system complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system implements dynamic pattern generation by randomly selecting commands from a set of available operations. This creates high variability in test patterns without requiring complex hardware, as the variability emerges from the algorithmic selection process rather than physical system complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The processor-based pattern generation system serves multiple testing functions by selecting from a universal set of commands. This multi-functional approach allows the same system to generate diverse patterns for different testing scenarios, achieving high adaptability without proportionally increasing system complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11735283B2System and method of testing memory device and non-transitory computer readable medium
Publication Date: 2023.08.22 NAN YA TECH
  • US11735283B2 patent drawing
  • US11735283B2 patent drawing

AI summary

A method of testing a memory device includes steps as follows. Commands that meet a specification of the memory device are used. A random decision is performed on the plurality of commands to generate varied patterns, so that a testing device can test the memory device according to the varied patterns, where each of the varied patterns includes a sequence of one or more commands randomly selected from the plurality of commands.