Memory Read Threshold Control Using Fail Bit and Queue Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems face challenges in optimizing read threshold voltages due to shifting threshold voltages caused by operating conditions such as endurance, data retention, and read disturbance, leading to read errors and performance degradation, which are difficult to manually manage.

Innovation Solution

A deep learning-based system that determines whether to change the read threshold voltage based on error information and queue utilization, calculating an optimal read threshold voltage with the lowest fail bit counts among multiple retry threshold voltages to minimize read errors and improve performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If manual management of read threshold voltages is used, then device complexity is reduced, but read errors increase due to shifting threshold voltages caused by operating conditions

Engineering Contradiction:
Improveread error rateVSAvoidthreshold voltage management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system automatically monitors operating conditions (endurance, data retention, read disturbance) and adjusts read threshold voltages without manual intervention. The controller dynamically determines optimal read threshold voltages based on current operating conditions, allowing the system to self-manage threshold voltage optimization and reduce read errors.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system continuously monitors operating conditions and uses this feedback to adjust read threshold voltages. By tracking changes in endurance, data retention, and read disturbance, the controller can dynamically optimize read thresholds, creating a closed-loop system that adapts to changing conditions and maintains high reliability.

Inventive Principle:
Principle #23Feedback

2Reliability

If read threshold voltage is dynamically adjusted based on operating conditions, then read error rate decreases, but system complexity increases

Engineering Contradiction:
Improveread operation reliabilityVSAvoidcontroller complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The controller performs multiple functions: it monitors operating conditions (endurance, data retention, read disturbance), determines optimal read threshold voltages, and adjusts thresholds dynamically. By consolidating these functions in a single controller, the system achieves high read operation reliability without proportionally increasing overall system complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If multiple read threshold voltages are tested to find optimal threshold, then read error rate decreases, but read latency increases

Engineering Contradiction:
Improveread accuracyVSAvoidread latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system proactively monitors operating conditions and determines optimal read threshold voltages before read operations are performed. By anticipating threshold voltage shifts due to endurance, data retention, and read disturbance, the controller can pre-adjust thresholds, reducing the need for multiple threshold tests during actual read operations and minimizing read latency.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11393539B2Systems and methods for determining change of read threshold voltage
Publication Date: 2022.07.19 SK HYNIX INC
  • US11393539B2 patent drawing
  • US11393539B2 patent drawing
  • US11393539B2 patent drawing

AI summary

A controller determines whether or not a read threshold voltage, other than a history read threshold voltage being a read threshold voltage that was used in previously successful read operation, is to be used for a next read operation, based on a fail bit count associated with the read operation, an error correction capability of a decoder and utilization of a queue in the decoder. When it is determined that the history read threshold voltage is not to be used for the next read operation, the controller determines fail bit counts associated with read operations on memory cells of a memory device using read threshold voltages. The controller determines an optimal read threshold voltage based on the fail bit counts. The controller transmits, to the memory device, a first command including a parameter associated with setting the optimal read threshold voltage.