Memory Timing Margin Measurement Using Internal Oscilloscope

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory sub-systems face challenges in accurately measuring the timing margin, especially as ONFI interface speeds increase, leading to reduced error-free operation due to conservative assumptions and the complexity of measuring each channel, resulting in only a few channels being measured inaccurately.

Innovation Solution

Utilizing an internal oscilloscope within the memory sub-system controller or device to measure the timing margin by sending randomized data through delay tap elements, identifying valid output, and determining the timing window, thereby reducing excessive timing margins based on component assumptions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If external measurement methods are used to measure timing margin, then measurement coverage can be extended, but measurement precision deteriorates due to conservative assumptions and interface speed increases

Engineering Contradiction:
Improvemeasurement coverageVSAvoidtiming margin measurement precision
Core Design Contradiction:
Area of stationary objectVSMeasurement precision

Solution Approach 1:

The patent introduces an internal oscilloscope as an intermediary measurement device within the memory sub-system controller. This internal oscilloscope directly measures the timing margin of the memory device through its own measurement resources, avoiding the conservative assumptions and precision limitations of external measurement methods. The internal oscilloscope serves as a mediator that enables accurate measurement without requiring external equipment.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If each channel is measured individually using traditional methods, then measurement accuracy can be maintained, but device complexity and measurement time increase significantly

Engineering Contradiction:
Improvechannel measurement accuracyVSAvoidmeasurement system complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The internal oscilloscope is designed as a universal measurement device that can measure multiple channels simultaneously. Rather than requiring separate measurement systems for each channel, the single internal oscilloscope resource can be allocated to measure different channels in sequence or concurrently, reducing overall system complexity while maintaining measurement accuracy for each channel.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If conservative timing margin assumptions are used, then error-free operation is ensured, but productivity decreases due to reduced interface speeds

Engineering Contradiction:
Improveerror-free operationVSAvoiddata transfer speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The internal oscilloscope provides real-time feedback on the actual timing margin of the memory device. This feedback mechanism allows the system to determine the true timing margin without relying on conservative assumptions, enabling the interface to operate at optimal speeds while maintaining error-free operation. The feedback loop continuously monitors timing margin and adjusts operation accordingly.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20240219956A1Measuring a timing margin of a memory device using an internal oscilloscope
Publication Date: 2024.07.04 MICRON TECHNOLOGY INC
  • US20240219956A1 patent drawing
  • US20240219956A1 patent drawing
  • US20240219956A1 patent drawing

AI summary

A known randomized data pattern at a predetermined reference voltage of the internal oscilloscope is inputted to an internal oscilloscope of the receiving device for each delay tap element of a plurality of consecutive delay tap elements applied to a system clock of a receiving device. A first delay tap element among the plurality of consecutive delay tap elements in which an output of the internal oscilloscope matches the known randomized data pattern is identified. Responsive to identifying the first delay tap element, a last delay tap element among the plurality of consecutive delay tap elements in which the output of the internal oscilloscope matches the known randomized data pattern is identified.