Semiconductor Memory Voltage Control for Stray Current
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Cross-point resistance-change memory devices face challenges in preventing stray current from flowing to unselected cells due to the need for effective selection elements, which complicates the application of desired voltages to selected memory elements without causing voltage drops or increasing leak current.
Innovation Solution
The semiconductor memory device employs a configuration with first and second interconnects forming memory cells at intersections, using first drivers to apply specific voltages to selected and adjacent interconnects, and a second driver to manage voltages across these interconnects, ensuring a desired voltage is applied to the selected cell while minimizing voltage drops and leak current to unselected cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If selection elements are connected in series with memory elements to prevent stray current, then stray current prevention is improved, but device complexity increases
Solution Approach 1:
The patent extracts the selection function from separate selection elements and integrates it into the interconnect voltage control mechanism. By controlling voltages on word lines and bit lines independently, the selection of memory cells is achieved without requiring additional selection elements in series with each memory element, thus preventing stray current while reducing device complexity.
Solution Approach 2:
The interconnects (word lines and bit lines) serve dual functions: they act as both signal transmission paths and selection elements. By applying specific voltage levels to these interconnects, the patent enables both data access and cell selection without requiring dedicated selection components, thereby preventing stray current while maintaining simple device architecture.
2Reliability
If higher voltages are applied to selected memory elements, then voltage drop compensation is improved, but leak current to unselected cells increases
Solution Approach 1:
The patent applies different voltage levels to different interconnects based on their selection status. Selected word lines and bit lines receive higher voltages to compensate for voltage drops, while unselected interconnects maintain lower voltages to prevent leak current. This localized voltage control ensures that high voltage is applied only where needed, achieving voltage drop compensation without increasing leak current to unselected cells.
Solution Approach 2:
The patent dynamically adjusts voltage levels on interconnects during the memory access operation. Voltages are adjusted in stages: initial voltage application, voltage drop compensation, and final stabilization. This dynamic voltage control allows the system to respond to actual operating conditions, compensating for voltage drops when necessary while preventing leak current by lowering voltages on unselected lines.
3Reliability
If selection elements are added to prevent stray current, then stray current prevention is improved, but ease of operation deteriorates
Solution Approach 1:
The patent merges the selection function with the existing interconnect structure. By combining cell selection and data access operations into a unified voltage control scheme on word lines and bit lines, the patent eliminates the need for separate selection element control. This integration simplifies the operation sequence and reduces the number of control signals required, making the system easier to operate while still preventing stray current.
Data Source
AI summary
According to one embodiment, a semiconductor memory device includes a plurality of first interconnects which extend in a first direction and are arranged in a second direction perpendicular to the first direction, a plurality of second interconnects which extend in the second direction and are arranged in the first direction, and memory cells formed in regions where the first and the second interconnects cross. The semiconductor memory device further includes a plurality of first drivers which apply voltages to the first interconnects, respectively, and a second driver which applies a voltage to the first drivers.