Memory Wear Control via Performance Governor Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices, particularly flash-based systems, face rapid wear due to uncontrolled program-erase cycles, which can lead to a shortened expected lifetime if not managed effectively.
Innovation Solution
A performance governor circuit is integrated into the memory system to monitor and control the wear rate of memory devices by adjusting access rates based on predetermined wear versus time profiles, ensuring the memory remains within specified endurance limits, independent of traditional wear-leveling processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If write operations are allowed without restriction to maintain high productivity, then the memory device's program-erase cycles are consumed rapidly, but the expected lifetime of the device is not delivered
Solution Approach 1:
The patent applies dynamics by making the memory access rate adjustable rather than fixed. The performance governor circuit dynamically modifies the rate at which access commands are issued to the memory device based on real-time wear monitoring, allowing the system to adapt between high productivity modes (when wear is low) and protective modes (when wear approaches limits), thus resolving the contradiction between unrestricted write operations and device lifetime
Solution Approach 2:
The patent implements feedback through a monitoring mechanism that tracks the wear level of the memory device and feeds this information back to the performance governor circuit. This feedback loop enables the system to automatically adjust the write operation rate to maintain productivity while preventing excessive wear, ensuring both high productivity and reliable device lifetime
2Productivity
If the memory access rate is increased to improve productivity, then more data can be processed, but the wear on the memory exceeds the wear versus time profile
Solution Approach 1:
The performance governor circuit dynamically adjusts the memory access rate based on real-time wear monitoring, allowing the system to operate at high productivity rates when wear is within acceptable limits while automatically reducing the access rate when wear approaches the defined profile, thus balancing productivity and wear prevention
Solution Approach 2:
The patent changes the operational parameters of the memory system by modifying the access command rate based on wear conditions. The performance governor circuit alters this key parameter (access rate) to maintain productivity while ensuring wear remains below the specified profile, effectively resolving the contradiction between high data processing rates and wear control
3Duration of action of stationary object
If a performance governor circuit is introduced to control wear, then the memory lifetime is extended, but the device complexity increases
Solution Approach 1:
The performance governor circuit implements self-service by autonomously monitoring its own wear status and automatically adjusting the memory access rate without external intervention. This self-regulating mechanism extends memory lifetime while minimizing the need for complex external control systems, as the governor circuit manages its own operational parameters based on real-time feedback
Data Source
AI summary
The disclosure is related to systems and methods of controlling wear of a memory. In a particular embodiment, a system is disclosed that comprises a memory and a performance governor circuit coupled to the memory. The performance governor circuit is adapted to control a wear of the memory as a function of time.