Memory Wiring Layer Layout for Signal Isolation Across Circuit Regions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor memory devices face challenges in efficiently integrating and connecting various circuit regions and layers, leading to complexity and potential interference in signal transmission.

Innovation Solution

The semiconductor memory device incorporates a wiring layer with defined first, second, and passing wiring groups, arranged in specific directions to facilitate clear separation and connection between circuit regions, reducing interference and enhancing signal integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a wiring layer is used to connect circuit regions in a stacked configuration, then electrical connections between layers are achieved, but interference between signals and complexity in wiring arrangement increase

Engineering Contradiction:
Improveelectrical connection reliabilityVSAvoidwiring arrangement complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The wiring layer is divided into distinct first, second, and passing wiring groups that are spatially separated and assigned specific functions. The first wiring group connects to the first circuit region, the second wiring group connects to the second circuit region, and the passing wiring group passes through the second circuit region without connecting to it, creating clear segmentation that reduces interference and simplifies wiring design.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the wiring layer are assigned different functional qualities: the first boundary region contains the first wiring group for connecting the first circuit region, the second boundary region contains the second wiring group for connecting the second circuit region, and the passing wiring region contains the passing wiring group that selectively passes through without connection. This local differentiation optimizes signal transmission in each region while minimizing interference.

Inventive Principle:
Principle #3Local quality

2Area of stationary object

If wiring groups are densely arranged to improve space utilization, then area efficiency increases, but signal interference and manufacturing precision requirements increase

Engineering Contradiction:
Improvechip area utilizationVSAvoidwiring positioning precision
Core Design Contradiction:
Area of stationary objectVSManufacturing precision

Solution Approach 1:

The wiring layer is segmented into distinct first, second, and passing wiring groups positioned in different regions (first boundary region, second boundary region, and passing wiring region respectively). This segmentation allows for optimized spacing and positioning of each wiring group, reducing the need for high-precision alignment while maintaining efficient space utilization.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The passing wiring group acts as an intermediary element that traverses the second circuit region without establishing electrical connections. This intermediary positioning allows wiring to pass through intermediate spaces without requiring precise alignment with active circuit elements, thereby reducing manufacturing precision requirements while maintaining compact layout.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12489052B2Semiconductor memory device with wiring layer having defined first, second and passing wiring groups
Publication Date: 2025.12.02 KIOXIA CORP
  • US12489052B2 patent drawing
  • US12489052B2 patent drawing
  • US12489052B2 patent drawing

AI summary

A semiconductor substrate includes a first circuit region, a second circuit region, and a third circuit region. A wiring layer includes a first boundary region that includes a first boundary between the first and second circuit regions, a second boundary region that includes a second boundary between the second and the third circuit regions, and a passing wiring region between the first and second boundary regions. The first boundary region includes a first wiring group, the second boundary region includes a second wiring group, and the passing wiring region includes a passing wiring group. The first wiring group, the second wiring group, and the passing wiring group are disposed in a same layer. A wiring disposed in a same layer as the passing wiring group and electrically connected to the second circuit region is included in any one of the first and second wiring groups.