Memory Write Clock Synchronization Using DLL Delay Matching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As memory speeds increase, traditional methods for synchronizing write and system clock signals in memory systems fail to maintain synchronization due to varying delays caused by process, voltage, and temperature conditions, leading to mismatches in data and address signal alignment.
Innovation Solution
A circuitry system that uses delay locked loops and mock delay blocks to synchronize write and system clock signals, ensuring they remain in sync by mimicking internal propagation delays and compensating for latency variations, thereby maintaining accurate alignment of write data and address signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the write clock signal is delayed to match the system clock delay, then synchronization between write and system clocks is improved, but the delay varies under different process, voltage, and temperature conditions leading to continued mismatch
Solution Approach 1:
The patent employs a delay-locked loop (DLL) that continuously monitors the phase difference between the system clock and write clock signals and dynamically adjusts the write clock delay accordingly. This feedback mechanism ensures that the write clock remains synchronized with the system clock across varying process, voltage, and temperature conditions, resolving the contradiction between maintaining synchronization and adapting to PVT variations.
Solution Approach 2:
The invention transforms the static delay adjustment into a dynamic system where the write clock delay is continuously可调 (adjustable) based on real-time phase detection. The DLL structure allows the delay to be dynamically optimized under different operating conditions, enabling the system to adapt to PVT variations while maintaining clock synchronization.
2Productivity
If the write clock speed is increased to match higher memory speeds, then memory throughput is improved, but the delay mismatch between system and write clocks increases leading to synchronization failure
Solution Approach 1:
The delay-locked loop provides a dynamic delay adjustment mechanism that scales with write clock speed. As memory speed increases and write clock frequency increases, the DLL continuously adjusts the delay to maintain synchronization, enabling the system to achieve higher throughput without sacrificing clock alignment reliability.
Solution Approach 2:
The invention changes the delay parameter dynamically based on operating conditions and clock speed. The DLL adjusts the write clock delay parameter in real-time to compensate for increased propagation delays that occur at higher frequencies, allowing the system to maintain synchronization across a wide range of memory speeds.
3Reliability
If additional delay is added to the write clock path, then synchronization with system clock is improved, but the complexity of delay matching increases making it difficult to accommodate several clock periods of delay
Solution Approach 1:
The delay-locked loop acts as an intermediary mechanism between the system clock and write clock paths. Rather than directly matching delays through complex manual adjustment, the DLL mediates the synchronization by automatically adjusting the write clock delay based on phase detection, significantly reducing the complexity of delay matching even when several clock periods of delay are involved.
4Productivity
If write data is captured at the original write clock frequency, then data capture speed is improved, but phase control between the slower system clock and faster write clock becomes difficult
Solution Approach 1:
The delay-locked loop provides continuous feedback-based phase control that maintains accurate alignment between the faster write clock and slower system clock. This feedback mechanism enables write data to be captured at high speed while ensuring that the phase relationship between clocks remains controlled and synchronized, resolving the contradiction between capture speed and phase control.
Data Source
AI summary
Embodiments of the present invention include circuitry for issuing address and data signals to a memory array using a system clock and a write clock. A locked loop may be used to compensate for additional delay experienced by the system clock relative to write clock and ensure synchronization of the clock signals. A write latch enable block may be used to develop a write latch enable signal for issuance along with a corresponding address signal. The write latch enable signal can be timed such that it arrives at an appropriate time to issue the data corresponding to the issued address.