Memory Write Driver Voltage Transition for Low Power Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Reducing supply voltage in memory devices to minimize power consumption leads to increased process variation and stability issues, which compromises writeability and data retention, especially at lower operating voltages.
Innovation Solution
The implementation of write driver circuitry with additional coupling circuitry that alters the voltage on bit lines during a programming interval, allowing the voltage to transition beyond the initial operating voltage, thereby improving write speed without affecting read operations or cell stability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If supply voltage is reduced to minimize power consumption, then power consumption is reduced, but process variation increases causing stability issues and compromised writeability
Solution Approach 1:
The bit line voltage is pre-charged to a voltage higher than the normal operating voltage (VDD) before the write operation begins. This preliminary voltage preparation ensures that when the write operation starts, there is sufficient voltage margin to overcome the effects of process variation and maintain stability, while still allowing the write operation to complete successfully at the reduced supply voltage.
Solution Approach 2:
The patent changes the voltage parameter of the bit line dynamically during the write operation. The bit line voltage transitions from a pre-charged high voltage (higher than VDD) to the target voltage (ground or VDD) during the write pulse. This parameter change allows the system to benefit from both high voltage (for stability during setup) and low voltage (for power consumption during operation).
2Reliability
If transistors are made larger to provide resistance to noise, then noise resilience is improved, but write operation time increases
Solution Approach 1:
The bit line is pre-charged to a voltage higher than the normal operating voltage before the write operation begins. This preliminary voltage preparation ensures that when the write operation starts, there is sufficient voltage margin to overcome the effects of process variation and maintain stability, while still allowing the write operation to complete successfully at the reduced supply voltage.
Solution Approach 2:
The patent makes the bit line voltage dynamic by pre-charging it to a higher voltage (VDD + ΔV) before the write operation and then allowing it to transition to the target voltage during the write pulse. This dynamic voltage adjustment allows the system to achieve both noise resilience (during the pre-charge phase) and fast write operations (during the transition phase).
Data Source
AI summary
A memory device and method of performing a write operation in such a memory device are provided. The memory device comprises a memory array having a plurality of memory cells, and a plurality of word lines and a plurality of bit lines via which the plurality of memory cells are accessed. Write driver circuitry is responsive to a write request to write data into at least one memory cell during a programming interval by altering voltage on at least one of the bit lines connected to that at least one memory cell whilst one of the word lines connected to the at least one memory cell is selected, to cause a value indicative of the data to be stored in the at least one memory cell. At a start of the programming interval the at least one bit line is at a first voltage, and the write driver circuitry comprises first coupling circuitry responsive to the write request to couple the at least one bit line to a second voltage to cause the voltage on that at least one bit line to transition towards the second voltage. The first and second voltages represent the operating voltages of the memory cells. Further, additional coupling circuitry is provided which is triggered at a predetermined time during the programming interval to cause the at least one bit line to transition beyond the second voltage towards a third voltage. It has been found that such an approach significantly improves the writeability of memory cells within a memory device arranged to operate at low supply voltages.