ECC Memory Write Path Using Early Mask Command Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory devices experience increased response time and power consumption due to the need for pre-reading data before executing a write command, especially when implementing a data masking DM function with an error correction circuit (ECC) on chip, which is inefficient for high-speed data processing.
Innovation Solution
A memory device and system that includes a write command determination unit, a data modulation unit, and an ECC engine, which allows for the differentiation between normal write commands and Read Modify Write (RMW) commands, enabling the generation of modulation data by combining read and write data without the conventional pre-reading delay, thus optimizing write operations and reducing response time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a data masking function with ECC circuit is implemented on chip, then data integrity is improved, but response time increases
Solution Approach 1:
The patent determines whether a write command is accompanied by a masking signal before actually receiving the masking signal, allowing the system to prepare for the upcoming operation in advance. This preliminary determination enables the system to activate the ECC circuit and data masking function only when necessary, rather than always waiting for the masking signal, thereby reducing response time while maintaining data integrity when needed.
Solution Approach 2:
The patent dynamically adjusts the operation mode based on the write command type. When a write command is determined to be accompanied by a masking signal, the system activates the ECC circuit and data masking function. When not accompanied by a masking signal, the system skips these operations. This dynamic adaptation allows the system to optimize between data integrity and response time based on actual operational requirements.
2Manufacturing precision
If pre-reading data is performed before write command execution, then data masking accuracy is improved, but power consumption increases
Solution Approach 1:
The system performs preliminary determination of whether a write command will be accompanied by a masking signal before the actual write operation. This allows the system to prepare the data masking function in advance only when necessary, avoiding unnecessary pre-reading operations and reducing power consumption while maintaining data masking accuracy when required.
Solution Approach 2:
The patent changes the operational parameters of the data masking function based on the write command type. When a masking signal is expected, the system enables data masking with appropriate pre-reading. When no masking signal is expected, the system disables these power-consuming operations. This parameter adjustment optimizes the balance between data masking accuracy and power consumption.
3Reliability
If conventional write operation with pre-reading delay is used, then data masking reliability is improved, but processing speed decreases
Solution Approach 1:
The patent determines the write command type (whether it will be accompanied by a masking signal) before the actual write operation begins. This preliminary action allows the system to skip unnecessary pre-reading delays when the write command does not require masking, thereby improving processing speed while maintaining data masking reliability when actually needed.
Solution Approach 2:
The system dynamically adjusts its operation based on the write command type. For write commands accompanied by masking signals, the system performs the conventional reliable data masking operation. For write commands without masking signals, the system executes a faster path without pre-reading delays. This dynamic behavior optimizes the balance between data masking reliability and processing speed.
Data Source
AI summary
A memory device, a memory system, and a method of operating the same. The memory device includes a memory cell array including a plurality of memory cells and a write command determination unit (WCDU) that determines whether a write command input to the memory device is (to be) accompanied a masking signal. The WCDU produces a first control signal if the input write command is (to be) accompanied by a masking signal. A data masking unit combines a portion of read data read from the memory cell array with a corresponding portion of input write data corresponding to the write command and generates modulation data in response to the first control signal. An error correction code (ECC) engine generates parity of the modulation data.