Memory Device Write Pattern Command Internal Data Generation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The interface between computer processors and memory devices often becomes a bottleneck due to the need to transfer frequently occurring data patterns, which can be inefficient and require additional hardware, reducing the effectiveness of data pattern replacement methods.
Innovation Solution
A new mode for memory devices is introduced, allowing a write pattern command to trigger the generation of predefined data patterns internally within the memory, eliminating the need for data transfer on the data bus for frequently occurring patterns like all zeros or ones, using a write pattern command that encodes the data pattern and controls the memory device to write these patterns without actual data transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If data pattern replacement is implemented by sending replacement signals, then data bus utilization efficiency improves, but additional signal lines increase hardware complexity and pinout requirements
Solution Approach 1:
The patent combines the data write operation with the pattern replacement control into a single integrated circuit block. The control logic that determines whether to perform pattern replacement is merged with the data write path, eliminating the need for separate control signal lines. This is achieved by using existing command and address bus signals to encode pattern replacement instructions, thereby improving data bus utilization without increasing hardware complexity or pinout requirements.
2Reliability
If traditional data transfer method is used for frequently occurring patterns, then data accuracy is maintained, but power consumption increases and data bus becomes a bottleneck
Solution Approach 1:
The memory device performs self-service by internally generating common data patterns (such as all-zeros or all-ones) without requiring external data input from the controller. The pattern replacement circuitry detects when a write operation targets a frequently occurring pattern and automatically generates the appropriate data internally, eliminating the need for power-consuming data transmission over the data bus while ensuring data accuracy through controlled internal generation.
3Reliability
If data is transmitted over the data bus for every write operation, then data integrity is ensured, but I/O power consumption increases
Solution Approach 1:
The patent implements preliminary action by pre-configuring the memory device with knowledge of frequently occurring data patterns through command encoding. Before actual data transmission occurs, the controller encodes pattern replacement instructions in the command or address bus signals, allowing the memory device to prepare internally and avoid unnecessary data bus transactions. This preliminary encoding ensures data integrity is maintained while preventing I/O power consumption associated with transmitting redundant data.
Data Source
AI summary
A memory subsystem is enabled with a write pattern command. The write pattern command can have a different command encoding from other write commands. The write pattern command triggers a dynamic random access memory (DRAM) device to write a data pattern that is internally generated, instead of a bit pattern on the data signal lines of the data bus. The internally generated data pattern can be read from a register, such as a mode register. In response to a write pattern command, the DRAM device provides the write pattern data from the register to the memory array to write. Thus, the memory controller does not need to send the data to the memory device.