Memristor Random Number Generation Using Delayed Signal Comparison
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing random number generators lack the ability to produce cryptographically suitable random numbers that are unpredictable and efficient for cryptographic applications, particularly due to limitations in speed and security against unauthorized prediction.
Innovation Solution
A method involving the comparison of time-varying input signals, conversion using shift registers and nonlinear functions, and varying frequencies to generate cryptographically suitable random numbers, utilizing memristors and XOR gates to enhance unpredictability and speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional random number generation methods are used, then the generation process is simple, but the generated numbers are predictable and not suitable for cryptographic applications
Solution Approach 1:
The patent introduces a comparator as an intermediary component that compares two independent random input signals to generate random bits. This mediator transforms the physical random signals into digital random numbers, ensuring cryptographic suitability while maintaining a relatively simple overall structure.
Solution Approach 2:
The patent replaces conventional software-based or simple hardware random number generation methods with a physics-based approach using memristors. The memristors generate truly random signals through physical phenomena, which are then processed by the comparator to produce cryptographically suitable random numbers.
2Productivity
If a single frequency is used for random number generation, then the system is simple to operate, but the generation speed is limited
Solution Approach 1:
The patent employs dynamic frequency control where the system operates at a first frequency during random bit generation and switches to a second (higher) frequency during processing and conversion phases. This dynamic frequency adjustment increases overall generation speed while maintaining operational simplicity through automated frequency switching.
Solution Approach 2:
The patent uses periodic frequency switching between two operational modes: generating random bits at a lower first frequency and processing/converting at a higher second frequency. This periodic alternation optimizes both speed and resource utilization without requiring complex continuous frequency control.
3Reliability
If linear processing is used for random number conversion, then the processing is straightforward, but the unpredictability and security are insufficient
Solution Approach 1:
The patent applies nonlinear processing functions that transform the statistical parameters of the random bit sequence. By using nonlinear operations instead of linear ones, the system enhances unpredictability and cryptographic strength while adding only moderate processing complexity.
Data Source
Figure 1~2
Figure 3~4
Figure 5
AI summary
The invention relates to a method for generating a random number comprising the following steps: a first input signal (I(t)) is generated, which changes randomly over time (t); a second input signal (I(t+Δt)) is generated, which also changes randomly over time; the first input signal (I(t)) is compared with the second input signal (I(t+Δt); depending on the result of the comparison, either a first logical 0 or a first logical 1 is generated, thus generating a first bit of a binary random number; after generating the first bit of the binary random number, the steps are repeated multiple times to generate further bits of the binary random number. The invention further relates to a random number generator for generating a random number according to the claimed method, comprising a memristor and a measuring device for reading a resistance value of the memristor to generate an input signal (I(t)) that changes randomly over time.The random number generator comprises a delay device (2) that delays the generated input signal (I(t)), a comparator (1) that compares the input signal I(t) with the time-delayed input signal (I(t+Δt)) and generates bits of a first random number according to a first frequency by comparison. The random number generator comprises a first processing device (3) that converts bits of the first generated random number according to a second frequency (CLK 1) into bits of a second random number, and a second processing device (4) that converts bits of the second generated random number according to a third frequency (CLK 2) into bits of a third random number. The first frequency is lower than the second frequency (CLK 1). The second frequency (CLK 1) is lower than the third frequency (CLK 2).