MEMS Package Sealing Structure Without an Extra Substrate

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The formation of a sealed space for MEMS components, such as surface acoustic wave filters, is complex and expensive due to the need for additional substrates, which increases fabrication costs and thickness.

Innovation Solution

A MEMS device package design that integrates a partition wall with the circuit layer and conductive pillars to enclose a space without an extra substrate, using a polymeric dielectric layer to seal the space while reducing thickness and cost.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an additional substrate is used to form a sealed space for MEMS components, then the sealing effectiveness is improved, but the fabrication cost and package thickness increase

Engineering Contradiction:
Improvesealing effectivenessVSAvoidfabrication cost
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the sealing function with the existing circuit board structure by integrating a sealing layer and partition wall into the circuit board's multi-layer construction. This eliminates the need for a separate additional substrate, thereby reducing fabrication cost and complexity while maintaining effective sealing of the MEMS component space.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The circuit board is designed to serve multiple functions simultaneously: it provides electrical connectivity through conductive layers, structural support through the substrate, and sealing through the integrated sealing layer and partition wall. This multi-functionality eliminates the need for a dedicated separate sealing substrate, reducing overall device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If an additional substrate is used to form a sealed space for MEMS components, then the sealing effectiveness is improved, but the package thickness increases

Engineering Contradiction:
Improvesealing effectivenessVSAvoidpackage thickness
Core Design Contradiction:
ReliabilityVSLength of stationary object

Solution Approach 1:

The sealing functionality is merged into the circuit board's existing multi-layer structure. The sealing layer and partition wall are integrated as part of the circuit board's construction, eliminating the need for an additional separate substrate. This integration maintains effective sealing while reducing the overall package thickness.

Inventive Principle:
Principle #5Merging (Combining)

3Object-affected harmful factors

If a traditional sealed space structure is used, then the acoustic wave interference is reduced, but the fabrication process becomes more complex

Engineering Contradiction:
Improveacoustic wave interferenceVSAvoidfabrication process complexity
Core Design Contradiction:
Object-affected harmful factorsVSEase of manufacture

Solution Approach 1:

The sealing structure is merged with the circuit board's existing manufacturing process. The partition wall and sealing layer are formed as part of the circuit board's multi-layer construction sequence, utilizing standard lamination and etching processes. This integration reduces fabrication process complexity while maintaining effective acoustic wave interference protection.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS10472228B2MEMS device package and method for manufacturing the same
Publication Date: 2019.11.12 ADVANCED SEMICON ENG INC
  • US10472228B2 patent drawing
  • US10472228B2 patent drawing
  • US10472228B2 patent drawing

AI summary

A Micro Electro-Mechanical System (MEMS) device package includes a first circuit layer, a partition wall, a MEMS component, a second circuit layer and a polymeric dielectric layer. The partition wall is disposed over the first circuit layer. The MEMS component is disposed over the partition wall and electrically connected to the first circuit layer. The first circuit layer, the partition wall and the MEMS component enclose a space. The second circuit layer is disposed over and electrically connected to the first circuit layer. The polymeric dielectric layer is disposed between the first circuit layer and the second circuit layer.