Merged Floating Point Operation Using Modebit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Modern processor computing systems face challenges in efficiently executing merged floating-point operations with varying precision requirements, leading to potential inaccuracies and inefficiencies in graphics processing and other applications, while maintaining compatibility with existing Instruction Set Architectures (ISAs).

Innovation Solution

A floating-point processing system that includes a control bit with multiple states to manage precision during operations, allowing for rounding of intermediate results and enabling merged floating-point operations such as multiply-add to be executed with selectable accuracy using a single instruction, thereby optimizing performance and maintaining backward compatibility.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If merged floating-point operations are executed with high precision using multiple separate operations, then computational accuracy is improved, but execution time increases

Engineering Contradiction:
Improvecomputational accuracyVSAvoidexecution time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent combines multiple floating-point operations (multiply and add) into a single merged operation that can be executed in one instruction cycle. The floating-point operation unit performs both operations simultaneously, producing a result that maintains high precision while reducing execution time compared to sequential operations.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent introduces a dynamic precision control mechanism using a mode bit that can be set or cleared to control whether rounding occurs at intermediate steps. This dynamic adjustment allows the system to optimize between precision and speed based on computational needs, resolving the contradiction between accuracy and execution time.

Inventive Principle:
Principle #15Dynamics

2Productivity

If intermediate results are rounded to lower precision, then execution speed improves, but computational accuracy deteriorates

Engineering Contradiction:
Improveexecution speedVSAvoidcomputational accuracy
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The mode bit provides dynamic control over precision requirements. When set, it enables rounding at intermediate steps for faster execution; when cleared, it maintains full precision for accurate results. This dynamic switching allows the system to adapt precision levels to specific computational needs.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the precision parameter dynamically through the mode bit control. By altering the rounding behavior based on the mode bit state, the system can adjust the precision of intermediate results to balance execution speed and accuracy requirements for different computational scenarios.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If new precision control mechanisms are added to the Instruction Set Architecture, then precision management flexibility is improved, but compatibility with existing ISAs deteriorates

Engineering Contradiction:
Improveprecision management flexibilityVSAvoidbackward compatibility
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The mode bit serves multiple functions: it controls precision behavior for merged operations, maintains compatibility with existing ISAs by using a standard bit mechanism, and enables both rounded and unrounded operation modes. This universal approach allows the new precision control to work alongside existing instructions without breaking compatibility.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent implements the precision control mechanism in a way that copies or replicates the behavior of existing ISA operations when the mode bit is in a default state. This ensures that existing code continues to work as before while new code can utilize the enhanced precision control features when needed.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS10318290B2Merged floating point operation using a modebit
Publication Date: 2019.06.11 ARM FINANCE OVERSEAS LTD
  • US10318290B2 patent drawing
  • US10318290B2 patent drawing
  • US10318290B2 patent drawing

AI summary

A first floating-point operation unit receives first and second variables and performs a first operation generating a first output. A first rounding unit receives and rounds the first output to generate a second output if a control bit is in a first state. A second floating-point operation unit receives a third variable and either the first output or the second output and performs a second operation on the third variable and either the first output or the second output, to generate a third output. The second floating-point operation unit receives and operates on the first output if the control bit is in the first state, or the second output if the control bit is in the second state. A second rounding unit receives and rounds the third output.