Mesh Grid Tamper Detection for Secure IC Logic and Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Logic circuits and memory on electronic devices, such as integrated circuit chips, are vulnerable to hardware hacking, where hackers physically access internal logic circuitry and memory to derive secure data, posing a threat to secure data storage like cryptographic keys and credit card information.

Innovation Solution

A mesh grid protection system is implemented, comprising a ground plane, internal and external mesh grids, and transformation logic, which detects and prevents unauthorized access by transforming signals across gridlines, ensuring that any breach triggers a response to secure the data, such as clearing memory or powering down the IC.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a mesh grid protection system is implemented to detect and prevent unauthorized access, then security against hardware hacking is improved, but device complexity increases

Engineering Contradiction:
ImprovesecurityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The protection system divides the IC into multiple sectors with gridlines spanning across them, creating segmented monitoring zones that detect breaches in specific regions without requiring complete system-wide complexity

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The mesh grid acts as an intermediary layer between the physical package and the internal logic circuits, providing security monitoring without directly interfering with the core circuit operations

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If transformation logic is added to transform signals across gridlines, then detection precision against bypass attempts is improved, but device complexity increases

Engineering Contradiction:
Improvedetection precisionVSAvoiddevice complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The transformation logic pre-processes signals by applying transformations (such as XOR operations with secret values) before signals reach verification logic, enabling detection of bypass attempts without adding complex real-time analysis during operation

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system changes signal parameters through transformation operations (e.g., bitwise XOR with key values), creating transformed signals that must match expected transformations, thereby improving detection precision without requiring complex computational verification

Inventive Principle:
Principle #35Parameter changes

3Area of stationary object

If multiple gridlines span across sectors to detect breaches, then coverage area for detection is improved, but device complexity increases

Engineering Contradiction:
Improvecoverage areaVSAvoiddevice complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

Multiple gridlines are merged into a unified mesh grid structure that spans across multiple sectors, providing comprehensive coverage through a coordinated system rather than isolated detection elements

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The mesh grid structure serves multiple functions simultaneously: it provides physical tamper detection, signal transformation pathways, and sector-specific monitoring, reducing overall system complexity through multi-functionality

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8776260B2Mesh grid protection system
Publication Date: 2014.07.08 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US8776260B2 patent drawing
  • US8776260B2 patent drawing
  • US8776260B2 patent drawing

AI summary

A mesh grid protection system is provided. The system includes grid lines forming a mesh grid proximate to operational logic and assertion logic configured to transmit a first set of signals on a first set of grid lines. The system also includes transformation logic coupled to the grid lines and configured to receive the first set of signals and transform the first set of signals to generate a second set of signals and transmit the second set of signals on a second set of grid lines. The system further includes verification logic coupled to the transformation logic and configured to compare the second set of signals to an expected set of signals.