Message Network Processor for Parallel Thread Power Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current multi-processor systems face inefficiencies in power dissipation and programming complexity due to hardware architectures that are not designed for parallel thread operation, leading to high overhead in managing parallelism and inefficient execution of parallel applications.

Innovation Solution

A multi-processor integrated circuit with a plurality of message nodes that receive and route messages based on payload and routing information, allowing for dynamic configuration and optimization of message paths to improve communication efficiency and reduce power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If General Purpose Processors are used for parallel thread operation, then programmability is maintained, but power dissipation increases and programming complexity increases

Engineering Contradiction:
ImproveprogrammabilityVSAvoidpower dissipation
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The system segments processing into multiple independent processor cores that can operate in parallel, with each core handling specific threads. This segmentation allows the system to maintain programmability through individual core operation while reducing overall power dissipation by distributing workload across multiple lower-power units rather than overloading a single general-purpose processor.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system dynamically allocates and manages parallel threads across multiple processor cores based on workload requirements. This dynamic approach allows the system to adapt programmability to specific parallel processing needs while optimizing power consumption by activating only the necessary number of cores rather than running all cores at full power continuously.

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If General Purpose Processors are used for parallel thread operation, then programmability is maintained, but device complexity increases

Engineering Contradiction:
ImproveprogrammabilityVSAvoidprogramming complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system employs a universal programming model that works across all processor cores, allowing a single program to be executed in parallel across multiple cores without requiring separate programming for each core. This multi-functionality approach maintains programmability while reducing programming complexity by eliminating the need for core-specific code adaptations.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system introduces an intermediary layer (such as a parallel execution management unit or standardized API) that handles the complexity of parallel thread coordination, memory management, and inter-core communication. This intermediary shields programmers from the underlying complexity of parallel processing while maintaining full programmability at the application level.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If fixed hardware architecture is used, then application specific performance is achieved, but adaptability decreases

Engineering Contradiction:
Improveapplication specific performanceVSAvoidadaptability
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The system allows dynamic changing of operational parameters (such as clock frequency, voltage, and core activation states) based on the specific application workload. This enables the hardware to be optimized for application-specific performance when needed while maintaining the ability to adapt to different workloads, thus balancing productivity and adaptability.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The system transitions from a static fixed hardware architecture to a dynamic architecture where processor cores can be selectively activated, deactivated, or configured based on application requirements. This dynamic approach enables application-specific performance optimization while maintaining adaptability to handle diverse workloads through runtime configuration changes.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11829320B2Memory network processor
Publication Date: 2023.11.28 HYPERX HOLDINGS LLC
  • US11829320B2 patent drawing
  • US11829320B2 patent drawing
  • US11829320B2 patent drawing

AI summary

A multi-processor system with processing elements, interspersed memory, and primary and secondary interconnection networks optimized for high performance and low power dissipation is disclosed. In the secondary network multiple message routing nodes are arranged in an interspersed fashion with multiple processors. A given message routing node may receive messages from other message nodes, and relay the received messages to destination message routing nodes using relative offsets included in the messages. The relative offset may specify a number of message nodes from the message node that originated a message to a destination message node.