Metal Gate Layout for Threshold Voltage Shift Without Dummy Rows
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for inducing threshold voltage shift in CMOS devices require a minimum of two dummy transistor rows, leading to increased circuit or device area usage, which is undesirable.
Innovation Solution
Implementing a single row of dummy MOS devices with complementary work function metal sections over active regions of the same epitaxy, allowing for efficient area utilization while inducing threshold voltage shifts similar to existing designs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dummy NMOS/PMOS devices are added to induce threshold voltage shift, then the desired threshold voltage shift is achieved, but the circuit or device area increases
Solution Approach 1:
The patent merges the function of dummy devices into the active device structure itself by using multiple gate structures (first gate, second gate, third gate) within the same active region. The first and third gates have different work function metals than the second gate, creating metal boundaries that induce threshold voltage shift without requiring separate dummy device rows. This integration eliminates the need for additional area while maintaining the threshold voltage shift effect.
Solution Approach 2:
The active device structure serves multiple functions: it acts as both the functional transistor and the threshold voltage shift induction mechanism. The gate structures with different work function metals embedded within the active region perform dual roles of device operation and threshold voltage modulation, eliminating the need for dedicated dummy devices that would otherwise be required.
2Reliability
If multiple rows of dummy devices are used to produce threshold voltage shift, then the threshold voltage shift is achieved, but the device complexity increases
Solution Approach 1:
The patent combines multiple gate structures (first gate, second gate, third gate) within a single active region to create the threshold voltage shift effect. This integration reduces device complexity by eliminating the need for multiple separate dummy device rows while maintaining the desired electrical characteristics through strategic placement of gates with different work function metals.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the same threshold voltage shift benefits as current designs with reduced area costs, maintaining efficient epitaxial process implementation and minimizing additional epitaxy requirements.
Implementation Method 1
the merge/joint of the NMOS work function gate material and the PMOS work function gate material may lead to additional threshold voltage shift for one or both of the NMOS gates and the PMOS gates. This threshold voltage shift induced by physical connection of the different work function metals may be referred to as the metal boundary effect.
Data Source
AI summary
Device layouts for integrated circuit devices that include threshold voltage shift induced by placement of alternate work function metals adjacent active gates are disclosed. The device layouts include a single epitaxy for active regions in the device with common source/drain regions among the active region rows in the layouts. Metal gate sections above one or more rows of active regions may be replaced with metal of a different work function in inactive regions of the layout. The different work function metal in the inactive regions will induce threshold voltage shift in adjacent (neighboring) active transistors of the device layouts.