Microelectronic Die Stacking Stand-offs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional microelectronic device packaging methods face challenges in reducing the footprint of high-performance dies due to increased bond-pads, leading to larger ball-grid arrays and higher costs, with issues like die tilt and electrical shorts from uneven spacing of stacked dies.
Innovation Solution
The method involves forming a stand-off layer with a precise thickness on a semiconductor workpiece, removing sections to create discrete stand-offs, and attaching these stand-offs between dies to maintain parallel alignment and prevent electrical shorts, using a combination of stand-off and adhesive layers to ensure precise spacing and secure attachment.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If conventional packaging methods with ball-grid arrays are used for high-performance dies, then the device can accommodate more bond-pads, but the footprint increases
Solution Approach 1:
The patent transitions from a planar ball-grid array configuration to a three-dimensional stacked die configuration. Multiple dies are vertically stacked and interconnected through through-silicon vias (TSVs), enabling more functional elements to be packed into a smaller footprint by utilizing the vertical dimension rather than expanding horizontally.
Solution Approach 2:
The patent implements a nested structure where multiple functional dies are stacked within a single package footprint. Each die contains functional elements, and the stack as a whole provides the equivalent functionality of a single large die with numerous bond-pads, effectively nesting multiple functional units within a compact volume.
2Area of stationary object
If stacked dies are used to reduce footprint, then the device size decreases, but die tilt and electrical shorts occur due to uneven spacing
Solution Approach 1:
The patent introduces an intermediary reflowable solder layer between the stacked dies. This solder layer acts as a compliant intermediary that can accommodate thermal expansion differences and mechanical stress, maintaining reliable electrical connections through the TSVs while preventing die tilt and electrical shorts that would occur with rigid bonding alone.
Solution Approach 2:
The patent utilizes the reflowable property of the solder material, changing its physical state from solid to liquid and back to solid during the bonding process. This parameter change allows the solder to self-level and fill gaps, ensuring uniform spacing and reliable electrical connections between stacked dies, thereby preventing die tilt and electrical shorts.
3Manufacturing precision
If semiconductor wafers are cut to form spacers for stacked dies, then precise spacing is achieved, but manufacturing cost increases
Solution Approach 1:
The patent replaces expensive precision-cut semiconductor wafer spacers with a cost-effective reflowable solder material. The solder is applied as a thin layer that is subsequently reflowed to achieve the desired spacing precision, eliminating the need for expensive precision machining while maintaining the required manufacturing tolerances for die stacking.
Solution Approach 2:
The patent replaces the mechanical precision-cut wafer spacer system with a thermal-processing-based solder reflow system. Instead of using precision mechanical cutting to create spacers, the invention uses controlled thermal reflow of solder material to achieve precise spacing, substituting a complex mechanical precision system with a more economical thermal processing approach.
Data Source
AI summary
Packaged microelectronic devices and methods of manufacturing packaged microelectronic devices are disclosed herein. In one embodiment, a method of manufacturing a microelectronic device includes forming a stand-off layer over a plurality of microelectronic dies on a semiconductor workpiece, and removing selected portions of the stand-off layer to form a plurality of stand-offs with the individual stand-offs positioned on a backside of a corresponding die. The method further includes cutting the semiconductor workpiece to singulate the dies, and attaching the stand-off on a first singulated die to a second die.