Microprocessor Core Power State Transition Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern computer systems face challenges in preventing overcurrent situations and heat management when transitioning processor cores from an idle state to an active state, as the increased power consumption can exceed voltage regulator limits and overwhelm cooling systems.
Innovation Solution
Implementing an interlock mechanism that inhibits processor cores from exiting an idle state until a safe voltage and frequency level is set, using hardware control registers to track core states and manage frequency adjustments based on core counts, and employing a frequency lookup table to determine safe operating frequencies and voltage levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If processor cores are allowed to exit idle state during high-power workload, then processing capability is improved, but overcurrent situation occurs
Solution Approach 1:
The patent applies preliminary action by checking the current power state and determining safe frequency levels before allowing cores to exit idle state. The system proactively manages the transition by first assessing whether the processor can handle additional core activation without exceeding current limits, then conditionally permitting the exit based on available power headroom.
Solution Approach 2:
The patent implements dynamics by making the frequency selection adaptive based on real-time core state. When cores exit idle state, the system dynamically adjusts the maximum frequency of non-idle cores downward to compensate for the increased current consumption, ensuring the total power remains within safe limits while still allowing processing to proceed.
2Productivity
If frequency is increased for non-idle cores, then performance is improved, but heat generation increases
Solution Approach 1:
The patent applies parameter changes by adjusting the frequency parameter of non-idle cores based on the number of active cores. When additional cores become active, the system reduces the frequency parameter of remaining non-idle cores to maintain safe power levels, thereby controlling heat generation while preserving overall system performance.
3Reliability
If cores are inhibited from exiting idle state, then overcurrent is prevented, but processing capability is reduced
Solution Approach 1:
The patent implements dynamics by making the inhibition status of cores conditional rather than static. Cores are inhibited from exiting idle state only when the processor is already at maximum power capacity. When power headroom exists, the inhibition is lifted, allowing cores to exit and maintain processing capability while still preventing overcurrent conditions.
Solution Approach 2:
The patent applies parameter changes by adjusting the maximum frequency parameter of non-idle cores when cores exit idle state. This frequency reduction compensates for the additional current consumption, allowing the system to maintain reliability by preventing overcurrent while preserving processing capability through optimized frequency allocation.
Data Source
AI summary
A method for adjusting a frequency of a processor is disclosed herein. In one embodiment, the method includes inhibiting one or more processor cores from exiting an idle state. The method further includes determining a number of processor cores requesting exit from the idle state and a number of non-idle processor cores. The method also includes selecting a maximum frequency for the inhibited and non-idle processor cores based on the number of inhibited processor cores requesting exit from the idle state and the number of non-idle processor cores. The method includes setting the maximum frequency for both the inhibited and the non-idle processor cores, and then uninhibiting the processor cores requesting exit from the idle state.