Microprocessor Software-Invisible Interrupt for Error Recovery

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional methods for breaking a microprocessor out of error conditions, such as live-lock situations, often require third-party software intervention and fail to allow for corrective instructions to be executed, leading to potential system crashes.

Innovation Solution

A software-invisible interrupt mechanism is implemented within the microprocessor using integrated error condition monitoring logic that executes a built-in error instruction stream to break the processor out of error scenarios without altering its architectural state or requiring software intervention.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional error handling methods are used, then software intervention is required, but this leads to potential system crashes and inability to execute corrective instructions

Engineering Contradiction:
Improvesystem crash preventionVSAvoidsoftware intervention requirement
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The microprocessor automatically detects error conditions through integrated monitoring logic and executes corrective instructions without requiring external software intervention. The error condition monitoring logic autonomously manages error handling, flushing instruction streams and executing recovery routines embedded within the processor itself, thereby preventing system crashes while eliminating the need for software involvement in error recovery operations

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

An intermediary error condition monitoring logic is introduced between the instruction stream execution and the external software environment. This monitoring logic acts as a mediator that detects errors, manages corrective instruction execution, and only interacts with software when necessary, thereby improving reliability while reducing direct software intervention requirements

Inventive Principle:
Principle #24Intermediary (Mediator)

2Extent of automation

If third-party software is used to handle errors, then software knowledge is required, but this prevents automatic correction and continuous operation

Engineering Contradiction:
Improveautomatic error correctionVSAvoidcontinuous operation capability
Core Design Contradiction:
Extent of automationVSReliability

Solution Approach 1:

Corrective instructions and error handling routines are pre-embedded within the microprocessor's error condition monitoring logic before errors occur. When errors are detected, the processor immediately executes these pre-prepared corrective instructions without waiting for external software analysis or intervention, enabling automatic correction and maintaining continuous operation capability

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The microprocessor performs self-diagnosis and self-correction through integrated monitoring logic that autonomously detects error conditions and executes recovery routines. This self-service capability eliminates dependence on third-party software for error handling, enabling automatic correction while ensuring continuous operation without external intervention

Inventive Principle:
Principle #25Self-service

3Extent of automation

If error monitoring logic is added to the microprocessor, then automatic error handling is enabled, but device complexity increases

Engineering Contradiction:
Improveerror condition monitoringVSAvoidmicroprocessor structure
Core Design Contradiction:
Extent of automationVSDevice complexity

Solution Approach 1:

The error condition monitoring logic is merged with the microprocessor's existing instruction stream execution architecture. The monitoring logic shares resources such as the instruction stream buffer, control logic, and execution units already present in the processor, rather than adding completely separate hardware components. This integration enables automatic error handling while minimizing the increase in overall device complexity

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11080122B2Software-invisible interrupt for a microprocessor
Publication Date: 2021.08.03 INTERNATIONAL BUSINESS MACHINE CORPORATION
  • US11080122B2 patent drawing
  • US11080122B2 patent drawing
  • US11080122B2 patent drawing

AI summary

Examples described herein provide a computer-implemented method that includes executing, by the microprocessor, instructions in an instruction stream of the microprocessor. The method further includes triggering, by control logic of the microprocessor, error condition monitoring logic. The method further includes executing, by the error condition monitoring logic of the microprocessor, an error instruction stream built into the microprocessor to break the microprocessor out of an error condition.